Matches in Wikidata for { <http://www.wikidata.org/entity/Q58648082> ?p ?o ?g. }
Showing items 1 to 47 of
47
with 100 items per page.
- Q58648082 description "article by Gabriel Caffarena et al published 2009 in International Journal of Reconfigurable Computing" @default.
- Q58648082 description "article scientifique publié en 2009" @default.
- Q58648082 description "artículu científicu" @default.
- Q58648082 description "im Jahr 2009 veröffentlichter wissenschaftlicher Artikel" @default.
- Q58648082 description "wetenschappelijk artikel" @default.
- Q58648082 description "наукова стаття, опублікована у 2009" @default.
- Q58648082 name "Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs" @default.
- Q58648082 name "Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs" @default.
- Q58648082 type Item @default.
- Q58648082 label "Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs" @default.
- Q58648082 label "Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs" @default.
- Q58648082 prefLabel "Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs" @default.
- Q58648082 prefLabel "Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs" @default.
- Q58648082 P1433 Q58648082-AFB88C3B-0B71-4D64-9B98-1CBD0879AB46 @default.
- Q58648082 P1476 Q58648082-77F47D9A-8AA7-4725-9D03-C81A6FD06F10 @default.
- Q58648082 P2093 Q58648082-3DF04FDC-7681-4512-8324-4DFD06D179D7 @default.
- Q58648082 P2093 Q58648082-4EFCD4F7-D5BD-4CCB-9D44-5BF8FC07ABF6 @default.
- Q58648082 P2093 Q58648082-84EC2456-124C-4F3F-BB82-B072475FD719 @default.
- Q58648082 P2093 Q58648082-9BD4C176-7833-48B9-A2B8-9AE82883DE96 @default.
- Q58648082 P2093 Q58648082-E43123E1-6CD1-4F7A-8C4A-2E11DBAAD717 @default.
- Q58648082 P275 Q58648082-D069C183-43F7-48DC-8822-5E3A82C8C448 @default.
- Q58648082 P2860 Q58648082-119872D9-3B1E-412F-990D-F207F5B1CDB6 @default.
- Q58648082 P304 Q58648082-C6AA0BDF-32D5-4479-B9A6-0161B5DDC7E2 @default.
- Q58648082 P31 Q58648082-80891AE1-D948-484F-AA91-E16D32EA1266 @default.
- Q58648082 P356 Q58648082-4B045030-6FF0-4C7C-BB93-3BC81AFEF5FD @default.
- Q58648082 P478 Q58648082-92FF5D79-4048-4799-B5F4-5724F753437F @default.
- Q58648082 P577 Q58648082-FD1551CC-DC36-4EC8-B540-ECAF7F31E509 @default.
- Q58648082 P6216 Q58648082-F8033CC7-0595-4310-B595-E8F9FB977D2B @default.
- Q58648082 P8978 Q58648082-6C2F43CA-FC75-42B8-A224-86BDD86C3802 @default.
- Q58648082 P356 703267 @default.
- Q58648082 P8978 CaffarenaLLCN09 @default.
- Q58648082 P1433 Q15817567 @default.
- Q58648082 P1476 "Architectural Synthesis of Fixed-Point DSP Datapaths Using FPGAs" @default.
- Q58648082 P2093 "Carlos Carreras" @default.
- Q58648082 P2093 "Gabriel Caffarena" @default.
- Q58648082 P2093 "Gerardo Leyva" @default.
- Q58648082 P2093 "Juan A. López" @default.
- Q58648082 P2093 "Octavio Nieto-Taladriz" @default.
- Q58648082 P275 Q14947546 @default.
- Q58648082 P2860 Q25939004 @default.
- Q58648082 P304 "1-14" @default.
- Q58648082 P31 Q13442814 @default.
- Q58648082 P356 "10.1155/2009/703267" @default.
- Q58648082 P478 "2009" @default.
- Q58648082 P577 "2009-01-01T00:00:00Z" @default.
- Q58648082 P6216 Q50423863 @default.
- Q58648082 P8978 "journals/ijrc/CaffarenaLLCN09" @default.