Matches in Wikidata for { <http://www.wikidata.org/entity/Q59859624> ?p ?o ?g. }
Showing items 1 to 37 of
37
with 100 items per page.
- Q59859624 description "article scientifique publié en 1999" @default.
- Q59859624 description "im Juni 1999 veröffentlichter wissenschaftlicher Artikel" @default.
- Q59859624 description "wetenschappelijk artikel" @default.
- Q59859624 description "наукова стаття, опублікована в червні 1999" @default.
- Q59859624 name "POSET timing and its application to the synthesis and verification of gate-level timed circuits" @default.
- Q59859624 name "POSET timing and its application to the synthesis and verification of gate-level timed circuits" @default.
- Q59859624 type Item @default.
- Q59859624 label "POSET timing and its application to the synthesis and verification of gate-level timed circuits" @default.
- Q59859624 label "POSET timing and its application to the synthesis and verification of gate-level timed circuits" @default.
- Q59859624 prefLabel "POSET timing and its application to the synthesis and verification of gate-level timed circuits" @default.
- Q59859624 prefLabel "POSET timing and its application to the synthesis and verification of gate-level timed circuits" @default.
- Q59859624 P1433 Q59859624-D4CDBDD0-D3CF-4E69-81A8-8B52EBB77D81 @default.
- Q59859624 P1476 Q59859624-BCA3383D-2D3C-419F-85EA-2A63EB51E59E @default.
- Q59859624 P2093 Q59859624-21A45703-F507-477C-8190-58AF7C479B49 @default.
- Q59859624 P2093 Q59859624-22771829-B4F5-4E70-85A4-0EFE93769FD8 @default.
- Q59859624 P2093 Q59859624-5D20984C-F93F-41C9-BD3E-FB4E4DC35CDE @default.
- Q59859624 P304 Q59859624-0848C3F0-406E-4464-8FC9-9099F4F8D912 @default.
- Q59859624 P31 Q59859624-D286BA06-BCFA-4922-8952-A97D1879AE40 @default.
- Q59859624 P356 Q59859624-2F7CF2D2-0B2A-45D3-B4FA-2743F3ADC9FD @default.
- Q59859624 P433 Q59859624-21CECA67-231C-4D19-8ABE-24AE04E6AF68 @default.
- Q59859624 P478 Q59859624-218C4CA3-F34C-4BDD-A4D9-541E187F852B @default.
- Q59859624 P577 Q59859624-9D2696FB-6E32-4843-B797-F37D9EE865F4 @default.
- Q59859624 P8978 Q59859624-52AB714D-9F66-4579-8665-C3AEA89B859A @default.
- Q59859624 P356 43.766727 @default.
- Q59859624 P8978 MyersRM99 @default.
- Q59859624 P1433 Q5970503 @default.
- Q59859624 P1476 "POSET timing and its application to the synthesis and verification of gate-level timed circuits" @default.
- Q59859624 P2093 "C.J. Myers" @default.
- Q59859624 P2093 "T.G. Rokicki" @default.
- Q59859624 P2093 "T.H.-Y. Meng" @default.
- Q59859624 P304 "769-786" @default.
- Q59859624 P31 Q13442814 @default.
- Q59859624 P356 "10.1109/43.766727" @default.
- Q59859624 P433 "6" @default.
- Q59859624 P478 "18" @default.
- Q59859624 P577 "1999-06-01T00:00:00Z" @default.
- Q59859624 P8978 "journals/tcad/MyersRM99" @default.