FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W138554678> ?p ?o ?g. }

• W138554678 abstract "This dissertation addresses the problem of how logic programs can be made to execute at high speeds. Prolog, chosen as a representative logic programming language, differs from procedural languages in that it is applicative, nondeterminate and uses unification as its primary operation. Program performance is directly related to memory performance because high-speed processors are ultimately limited by memory bandwidth and architectures that require less bandwidth have greater potential for high performance. This dissertation reports the dynamic data and instruction referencing characteristics of both sequential and parallel Prolog architectures and corresponding uniprocessor and multiprocessor memory-hierarchy performance tradeoffs.Initially, a family of canonical architectures, corresponding closely to Prolog, is defined from the principles of ideal machine architectures of Flynn, and is then refined into the realizable Warren Abstract Machine (WAM) architecture. The memory-referencing behavior of these architectures is examined by tracing memory references during emulation of a set of Prolog benchmarks. Measurements of the canonical architectures indicate the upper memory-performance bounds of sequential execution. Measurements of the WAM provide frequencies of memory references and indicate that the WAM approaches the performance of the canonical Prolog architectures on current hosts.Two-level memory hierarchies for both sequential (WAM) and parallel (PWAM) Prolog architectures are modeled. PWAM is the Restricted-AND Parallel architecture of Hermenegildo. Local memory designs are simulated using memory traces, whereas main memory designs are analyzed with queueing models. The results show that small buffers (256 words or less) can significantly reduce Prolog's memory bandwidth requirement, primarily by capturing shallow backtracking information. Larger, more general local memories, such as caches, are necessary in high-performance systems to further reduce memory traffic. Local memory consistency protocols for a shared memory PWAM multiprocessor are analyzed. Measurements indicate that the memory-referencing overheads of exploiting Restricted-AND Parallelism are minor. These results show, however, that as few as eight high-performance processing elements can saturate a shared bus. With emerging bus technology and properly interleaved shared-memory, limited-size multiprocessors of this type have great potential for cost-effective speedups. This dissertation provides previously unavailable information concerning the memory-referencing characteristics of logic programming languages executing on hierarchical memory organizations, thus contributing to processor memory design." @default.
• W138554678 created "2016-06-24" @default.
• W138554678 creator A5082083331 @default.
• W138554678 date "1987-07-01" @default.
• W138554678 modified "2023-09-26" @default.
• W138554678 title "Studies in Prolog architectures" @default.
• W138554678 hasPublicationYear "1987" @default.
• W138554678 type Work @default.
• W138554678 sameAs 138554678 @default.
• W138554678 citedByCount "10" @default.
• W138554678 crossrefType "journal-article" @default.
• W138554678 hasAuthorship W138554678A5082083331 @default.
• W138554678 hasConcept C118524514 @default.
• W138554678 hasConcept C12186640 @default.
• W138554678 hasConcept C128838566 @default.
• W138554678 hasConcept C133875982 @default.
• W138554678 hasConcept C156884757 @default.
• W138554678 hasConcept C173608175 @default.
• W138554678 hasConcept C188045654 @default.
• W138554678 hasConcept C199360897 @default.
• W138554678 hasConcept C41008148 @default.
• W138554678 hasConcept C4822641 @default.
• W138554678 hasConcept C79189994 @default.
• W138554678 hasConcept C80444323 @default.
• W138554678 hasConcept C81721847 @default.
• W138554678 hasConceptScore W138554678C118524514 @default.
• W138554678 hasConceptScore W138554678C12186640 @default.
• W138554678 hasConceptScore W138554678C128838566 @default.
• W138554678 hasConceptScore W138554678C133875982 @default.
• W138554678 hasConceptScore W138554678C156884757 @default.
• W138554678 hasConceptScore W138554678C173608175 @default.
• W138554678 hasConceptScore W138554678C188045654 @default.
• W138554678 hasConceptScore W138554678C199360897 @default.
• W138554678 hasConceptScore W138554678C41008148 @default.
• W138554678 hasConceptScore W138554678C4822641 @default.
• W138554678 hasConceptScore W138554678C79189994 @default.
• W138554678 hasConceptScore W138554678C80444323 @default.
• W138554678 hasConceptScore W138554678C81721847 @default.
• W138554678 hasLocation W1385546781 @default.
• W138554678 hasOpenAccess W138554678 @default.
• W138554678 hasPrimaryLocation W1385546781 @default.
• W138554678 hasRelatedWork W1480331025 @default.
• W138554678 hasRelatedWork W1523769955 @default.
• W138554678 hasRelatedWork W1532600384 @default.
• W138554678 hasRelatedWork W1607599983 @default.
• W138554678 hasRelatedWork W166616756 @default.
• W138554678 hasRelatedWork W1857467995 @default.
• W138554678 hasRelatedWork W1979943841 @default.
• W138554678 hasRelatedWork W1993028158 @default.
• W138554678 hasRelatedWork W2103103193 @default.
• W138554678 hasRelatedWork W2107859560 @default.
• W138554678 hasRelatedWork W2112081047 @default.
• W138554678 hasRelatedWork W2145655468 @default.
• W138554678 hasRelatedWork W2153058746 @default.
• W138554678 hasRelatedWork W2164811588 @default.
• W138554678 hasRelatedWork W2186451538 @default.
• W138554678 hasRelatedWork W2489605213 @default.
• W138554678 hasRelatedWork W2500568371 @default.
• W138554678 hasRelatedWork W2517309779 @default.
• W138554678 hasRelatedWork W46934541 @default.
• W138554678 hasRelatedWork W49174893 @default.
• W138554678 isParatext "false" @default.
• W138554678 isRetracted "false" @default.
• W138554678 magId "138554678" @default.
• W138554678 workType "article" @default.