FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W1490174819> ?p ?o ?g. }

• W1490174819 endingPage "146" @default.
• W1490174819 startingPage "136" @default.
• W1490174819 abstract "Today the hardware for embedded systems is often specified in VHDL. However, VHDL describes the system at a rather low level, which is cumbersome and may lead to design faults in large real life applications. There is a need of higher level abstraction mechanisms. In the embedded systems group of the University of Twente we are working on systematic and transformational methods to design hardware architectures, both multi core and single core. The main line in this approach is to start with a straightforward (often mathematical) specification of the problem. The next step is to find some adequate transformations on this specification, in particular to find specific optimizations, to be able to distribute the application over different cores. The result of these transformations is then translated into the functional programming language Haskell since Haskell is close to mathematics and such a translation often is straightforward. Besides, the Haskell code is executable, so one immediately has a simulation of the intended system. Next, the resulting Haskell specification is given to a compiler, called CeaSH (for CAES LAnguage for Synchronous Hardware) which translates the specification into VHDL. The resulting VHDL is synthesizable, so from there on standard VHDL-tooling can be used for synthesis. In this work we primarily focus on streaming applications: i.e. applications that can be modeled as data-flow graphs. At the moment the CeaSH system is ready in prototype form and in the presentation we will give several examples of how it can be used. In these examples it will be shown that the specification code is clear and concise. Furthermore, it is possible to use powerful abstraction mechanisms, such as polymorphism, higher order functions, pattern matching, lambda abstraction, partial application. These features allow a designer to describe circuits in a more natural and concise way than possible with the language elements found in the traditional hardware description languages. In addition we will give some examples of transformations that are possible in a mathematical specification, and which do not suffer from the problems encountered in, e.g., automatic parallelization of nested for-loops in C-programs." @default.
• W1490174819 created "2016-06-24" @default.
• W1490174819 creator A5006773284 @default.
• W1490174819 creator A5078968488 @default.
• W1490174819 creator A5087065777 @default.
• W1490174819 date "2010-12-14" @default.
• W1490174819 modified "2023-10-03" @default.
• W1490174819 title "A mathematical approach towards hardware design" @default.
• W1490174819 cites W1535699984 @default.
• W1490174819 cites W1567551938 @default.
• W1490174819 cites W1583099307 @default.
• W1490174819 cites W1604476105 @default.
• W1490174819 cites W1608252846 @default.
• W1490174819 cites W1875609239 @default.
• W1490174819 cites W1963741109 @default.
• W1490174819 cites W1974386461 @default.
• W1490174819 cites W2003131643 @default.
• W1490174819 cites W2039977046 @default.
• W1490174819 cites W2045633905 @default.
• W1490174819 cites W2049600101 @default.
• W1490174819 cites W2087629375 @default.
• W1490174819 cites W2113085322 @default.
• W1490174819 cites W2115998372 @default.
• W1490174819 cites W2133077842 @default.
• W1490174819 cites W2160323811 @default.
• W1490174819 cites W2160962052 @default.
• W1490174819 cites W2163529295 @default.
• W1490174819 cites W3145162387 @default.
• W1490174819 cites W37085840 @default.
• W1490174819 doi "https://doi.org/10.4230/oasics.wcet.2010.136" @default.
• W1490174819 hasPublicationYear "2010" @default.
• W1490174819 type Work @default.
• W1490174819 sameAs 1490174819 @default.
• W1490174819 citedByCount "138" @default.
• W1490174819 countsByYear W14901748192012 @default.
• W1490174819 countsByYear W14901748192013 @default.
• W1490174819 countsByYear W14901748192014 @default.
• W1490174819 countsByYear W14901748192015 @default.
• W1490174819 countsByYear W14901748192016 @default.
• W1490174819 countsByYear W14901748192017 @default.
• W1490174819 countsByYear W14901748192018 @default.
• W1490174819 countsByYear W14901748192019 @default.
• W1490174819 countsByYear W14901748192020 @default.
• W1490174819 countsByYear W14901748192021 @default.
• W1490174819 countsByYear W14901748192022 @default.
• W1490174819 countsByYear W14901748192023 @default.
• W1490174819 crossrefType "proceedings-article" @default.
• W1490174819 hasAuthorship W1490174819A5006773284 @default.
• W1490174819 hasAuthorship W1490174819A5078968488 @default.
• W1490174819 hasAuthorship W1490174819A5087065777 @default.
• W1490174819 hasConcept C111472728 @default.
• W1490174819 hasConcept C124304363 @default.
• W1490174819 hasConcept C138885662 @default.
• W1490174819 hasConcept C149635348 @default.
• W1490174819 hasConcept C160145156 @default.
• W1490174819 hasConcept C169590947 @default.
• W1490174819 hasConcept C199360897 @default.
• W1490174819 hasConcept C2780624054 @default.
• W1490174819 hasConcept C36941000 @default.
• W1490174819 hasConcept C41008148 @default.
• W1490174819 hasConcept C42143788 @default.
• W1490174819 hasConcept C42383842 @default.
• W1490174819 hasConcept C42935608 @default.
• W1490174819 hasConcept C58013763 @default.
• W1490174819 hasConceptScore W1490174819C111472728 @default.
• W1490174819 hasConceptScore W1490174819C124304363 @default.
• W1490174819 hasConceptScore W1490174819C138885662 @default.
• W1490174819 hasConceptScore W1490174819C149635348 @default.
• W1490174819 hasConceptScore W1490174819C160145156 @default.
• W1490174819 hasConceptScore W1490174819C169590947 @default.
• W1490174819 hasConceptScore W1490174819C199360897 @default.
• W1490174819 hasConceptScore W1490174819C2780624054 @default.
• W1490174819 hasConceptScore W1490174819C36941000 @default.
• W1490174819 hasConceptScore W1490174819C41008148 @default.
• W1490174819 hasConceptScore W1490174819C42143788 @default.
• W1490174819 hasConceptScore W1490174819C42383842 @default.
• W1490174819 hasConceptScore W1490174819C42935608 @default.
• W1490174819 hasConceptScore W1490174819C58013763 @default.
• W1490174819 hasLocation W14901748191 @default.
• W1490174819 hasOpenAccess W1490174819 @default.
• W1490174819 hasPrimaryLocation W14901748191 @default.
• W1490174819 hasRelatedWork W1482275438 @default.
• W1490174819 hasRelatedWork W1499210710 @default.
• W1490174819 hasRelatedWork W1534602475 @default.
• W1490174819 hasRelatedWork W1595437973 @default.
• W1490174819 hasRelatedWork W1686420892 @default.
• W1490174819 hasRelatedWork W1971076731 @default.
• W1490174819 hasRelatedWork W1987142766 @default.
• W1490174819 hasRelatedWork W2043100293 @default.
• W1490174819 hasRelatedWork W2076285066 @default.
• W1490174819 hasRelatedWork W2087735050 @default.
• W1490174819 hasRelatedWork W2108024087 @default.
• W1490174819 hasRelatedWork W2109386398 @default.
• W1490174819 hasRelatedWork W2119959854 @default.
• W1490174819 hasRelatedWork W2123470671 @default.
• W1490174819 hasRelatedWork W2138952175 @default.
• W1490174819 hasRelatedWork W2140007886 @default.
• W1490174819 hasRelatedWork W2141440050 @default.

• next