Matches in SemOpenAlex for { <https://semopenalex.org/work/W1521696232> ?p ?o ?g. }
- W1521696232 abstract "Efficient memory hierarchy design is critical due to the large difference between the speed of the processors and the memory. In this context, cache memories play a crucial role bridging this gap. Cache management has become even more significant due to the appearance of chip multiprocessors (CMPs), which imply larger memory bandwidth requirements and greater working sets of many emerging applications, and which also need a fair and efficient distribution of cache resources between the cores in a single chip. This dissertation aims to analyze some of the problems commonly found in modern caches and to propose cost-effective solutions to improve their performance. Most of the approaches proposed in this Thesis reduce cache miss rates by taking advantage of the different levels of demand cache sets may experience. This way, lines are placed in underutilized cache blocks of other cache sets if they are likely to be reused in the near future and there is no enough space in their native cache set. When this does not suffice, this dissertation proposes to modify in a coordinated way the insertion policies of oversubscribed sets. Hence, our proposals retain the most useful part of the working set in the cache while discarding temporary data as soon as possible. These ideas, initially developed in the context of last-level caches (LLCs) in single core systems, are successfully adapted in this Thesis to first-level caches and multicore systems. Regarding first-level caches, a novel design that allows to dynamically allocate banks to the instruction or the data cache depending on their degree of pressure is presented. As for multicore systems, our designs are firstly provided with thread-awareness in shared caches in order to give a particular treatment to each stream of requests depending on its owner. Finally, we explore the sharing of resources by means of the spilling of lines among private LLCs in CMPs using several innovative features such as a neutral state, which prevents caches from taking part in the spilling mechanism if this could be harmful, variable granularities for the management of the caches, or the coordinated management of the cache insertion policy. Throughout this process we have used a simple and cost-effective metric to track the state of each cache set called Set Saturation Level (SSL). Finally, it is worthy to point out that our approaches are very competitive and often outperform many of the most recent techniques in the field, despite they imply really small storage and power consumption overheads." @default.
- W1521696232 created "2016-06-24" @default.
- W1521696232 creator A5053687801 @default.
- W1521696232 date "2012-01-01" @default.
- W1521696232 modified "2023-09-25" @default.
- W1521696232 title "Cache design strategies for efficient adaptive line placement" @default.
- W1521696232 cites W1513741151 @default.
- W1521696232 cites W1828240356 @default.
- W1521696232 cites W1967474856 @default.
- W1521696232 cites W1968029317 @default.
- W1521696232 cites W1972805904 @default.
- W1521696232 cites W1980419087 @default.
- W1521696232 cites W1985687326 @default.
- W1521696232 cites W1987225815 @default.
- W1521696232 cites W1994852423 @default.
- W1521696232 cites W1998310976 @default.
- W1521696232 cites W1999621870 @default.
- W1521696232 cites W2010133494 @default.
- W1521696232 cites W2015890419 @default.
- W1521696232 cites W2019405494 @default.
- W1521696232 cites W2029577083 @default.
- W1521696232 cites W2029969950 @default.
- W1521696232 cites W2036579931 @default.
- W1521696232 cites W2039189705 @default.
- W1521696232 cites W2090994050 @default.
- W1521696232 cites W2095258606 @default.
- W1521696232 cites W2100901045 @default.
- W1521696232 cites W2101735776 @default.
- W1521696232 cites W2103184543 @default.
- W1521696232 cites W2103230755 @default.
- W1521696232 cites W2103330947 @default.
- W1521696232 cites W2103397328 @default.
- W1521696232 cites W2107223062 @default.
- W1521696232 cites W2108117840 @default.
- W1521696232 cites W2109683087 @default.
- W1521696232 cites W2110999128 @default.
- W1521696232 cites W2118898690 @default.
- W1521696232 cites W2121270271 @default.
- W1521696232 cites W2122764141 @default.
- W1521696232 cites W2124350608 @default.
- W1521696232 cites W2125328729 @default.
- W1521696232 cites W2126372249 @default.
- W1521696232 cites W2128060503 @default.
- W1521696232 cites W2130688751 @default.
- W1521696232 cites W2131926352 @default.
- W1521696232 cites W2135089498 @default.
- W1521696232 cites W2135367083 @default.
- W1521696232 cites W2135446551 @default.
- W1521696232 cites W2135885084 @default.
- W1521696232 cites W2139144338 @default.
- W1521696232 cites W2143285027 @default.
- W1521696232 cites W2143515003 @default.
- W1521696232 cites W2143773524 @default.
- W1521696232 cites W2146307698 @default.
- W1521696232 cites W2147520174 @default.
- W1521696232 cites W2148589677 @default.
- W1521696232 cites W2149412112 @default.
- W1521696232 cites W2150073849 @default.
- W1521696232 cites W2152356827 @default.
- W1521696232 cites W2153073666 @default.
- W1521696232 cites W2155477811 @default.
- W1521696232 cites W2156064678 @default.
- W1521696232 cites W2157134596 @default.
- W1521696232 cites W2159793853 @default.
- W1521696232 cites W2160996172 @default.
- W1521696232 cites W2161364792 @default.
- W1521696232 cites W2162773908 @default.
- W1521696232 cites W2163820265 @default.
- W1521696232 cites W2166410708 @default.
- W1521696232 cites W2171164959 @default.
- W1521696232 cites W2171662132 @default.
- W1521696232 cites W2243416539 @default.
- W1521696232 cites W2294693415 @default.
- W1521696232 cites W2465409697 @default.
- W1521696232 cites W2537450429 @default.
- W1521696232 cites W2547815835 @default.
- W1521696232 hasPublicationYear "2012" @default.
- W1521696232 type Work @default.
- W1521696232 sameAs 1521696232 @default.
- W1521696232 citedByCount "0" @default.
- W1521696232 crossrefType "dissertation" @default.
- W1521696232 hasAuthorship W1521696232A5053687801 @default.
- W1521696232 hasConcept C111919701 @default.
- W1521696232 hasConcept C113166858 @default.
- W1521696232 hasConcept C115537543 @default.
- W1521696232 hasConcept C118524514 @default.
- W1521696232 hasConcept C120314980 @default.
- W1521696232 hasConcept C167713795 @default.
- W1521696232 hasConcept C173608175 @default.
- W1521696232 hasConcept C189783530 @default.
- W1521696232 hasConcept C201148951 @default.
- W1521696232 hasConcept C25536678 @default.
- W1521696232 hasConcept C36340418 @default.
- W1521696232 hasConcept C38556500 @default.
- W1521696232 hasConcept C41008148 @default.
- W1521696232 hasConcept C51185590 @default.
- W1521696232 hasConcept C88196245 @default.
- W1521696232 hasConceptScore W1521696232C111919701 @default.
- W1521696232 hasConceptScore W1521696232C113166858 @default.
- W1521696232 hasConceptScore W1521696232C115537543 @default.