Matches in SemOpenAlex for { <https://semopenalex.org/work/W1522962829> ?p ?o ?g. }
Showing items 1 to 95 of
95
with 100 items per page.
- W1522962829 abstract "Microprocessors based on RISC (Reduced Instruction Set Computer) concepts have demonstrated an ability to provide more computing power at a given level of integration than conventional microprocessors. The next step is multiprocessors is critic al in achieving efficient hardware utilization. This thesis focuses on the communication capability of VLSI circuits and presents new circuit techniques as a guide to build an interconnection network of VLSI microprocessors. Two of the most prominent problems in a synchronous system, which most of the current computer systems are based on, have been clock skew and synchronization failure. A new concept called self-timed systems solves such problems but has not been accepted I n microprocessor implementations yet because of its complex design procedure and increased overhead. With this in mind, this thesis concentrated on a system in which individual synchronous subsystems are connected asynchronously. Synchronous subsystems operate with a better control over clock skew using a phase locked loop (PLL) technique. Communication among subsystems is done asynchronously with a controlled synchronization failure rate. One advantage is that conventional VLSI design methodologies which are more efficient can still be applied. Circuit techniques for PLL-based clock generation are described along with stability criteria. The main objective of the circuit is to realize a zero delay buffer. Experimental results show the feasibility of such circuits in VLSI. Synchronizer circuit configurations in both bipolar and MOS technology that best utilize each device, or overcome the technology limit using a bandwidth doubling technique are shown. Interface techniques including handshake mechanisms in such a system are also described. These techniques are applied in designing a memory management unit and cache controller (MMU/CC) for a multiprocessor workstation, SPUR. A SPUR workstation is an example of synchronous subsystems cluster with independent clock frequency. The interface and communication aspect of the overall system are revealed through the description of the MMU/CC. The VLSI chip is implemented in 1.6 um CMOS technology with 68,000 transistors." @default.
- W1522962829 created "2016-06-24" @default.
- W1522962829 creator A5091286902 @default.
- W1522962829 date "1989-01-01" @default.
- W1522962829 modified "2023-09-23" @default.
- W1522962829 title "Clocking and Synchronization Circuits in Multiprocessor Systems" @default.
- W1522962829 cites W138652672 @default.
- W1522962829 cites W1606695234 @default.
- W1522962829 cites W1666015432 @default.
- W1522962829 cites W1966436625 @default.
- W1522962829 cites W1975638748 @default.
- W1522962829 cites W1980497723 @default.
- W1522962829 cites W1993494101 @default.
- W1522962829 cites W1995399096 @default.
- W1522962829 cites W2012155933 @default.
- W1522962829 cites W2019340459 @default.
- W1522962829 cites W2022362628 @default.
- W1522962829 cites W2057082489 @default.
- W1522962829 cites W2103212706 @default.
- W1522962829 cites W2128223917 @default.
- W1522962829 hasPublicationYear "1989" @default.
- W1522962829 type Work @default.
- W1522962829 sameAs 1522962829 @default.
- W1522962829 citedByCount "0" @default.
- W1522962829 crossrefType "journal-article" @default.
- W1522962829 hasAuthorship W1522962829A5091286902 @default.
- W1522962829 hasConcept C113074038 @default.
- W1522962829 hasConcept C120314980 @default.
- W1522962829 hasConcept C12707504 @default.
- W1522962829 hasConcept C127162648 @default.
- W1522962829 hasConcept C127413603 @default.
- W1522962829 hasConcept C129891060 @default.
- W1522962829 hasConcept C134652429 @default.
- W1522962829 hasConcept C137059387 @default.
- W1522962829 hasConcept C14580979 @default.
- W1522962829 hasConcept C149635348 @default.
- W1522962829 hasConcept C151319957 @default.
- W1522962829 hasConcept C24326235 @default.
- W1522962829 hasConcept C2778562939 @default.
- W1522962829 hasConcept C2780728072 @default.
- W1522962829 hasConcept C31258907 @default.
- W1522962829 hasConcept C41008148 @default.
- W1522962829 hasConcept C42196554 @default.
- W1522962829 hasConcept C60501442 @default.
- W1522962829 hasConcept C66727535 @default.
- W1522962829 hasConcept C76155785 @default.
- W1522962829 hasConcept C9390403 @default.
- W1522962829 hasConceptScore W1522962829C113074038 @default.
- W1522962829 hasConceptScore W1522962829C120314980 @default.
- W1522962829 hasConceptScore W1522962829C12707504 @default.
- W1522962829 hasConceptScore W1522962829C127162648 @default.
- W1522962829 hasConceptScore W1522962829C127413603 @default.
- W1522962829 hasConceptScore W1522962829C129891060 @default.
- W1522962829 hasConceptScore W1522962829C134652429 @default.
- W1522962829 hasConceptScore W1522962829C137059387 @default.
- W1522962829 hasConceptScore W1522962829C14580979 @default.
- W1522962829 hasConceptScore W1522962829C149635348 @default.
- W1522962829 hasConceptScore W1522962829C151319957 @default.
- W1522962829 hasConceptScore W1522962829C24326235 @default.
- W1522962829 hasConceptScore W1522962829C2778562939 @default.
- W1522962829 hasConceptScore W1522962829C2780728072 @default.
- W1522962829 hasConceptScore W1522962829C31258907 @default.
- W1522962829 hasConceptScore W1522962829C41008148 @default.
- W1522962829 hasConceptScore W1522962829C42196554 @default.
- W1522962829 hasConceptScore W1522962829C60501442 @default.
- W1522962829 hasConceptScore W1522962829C66727535 @default.
- W1522962829 hasConceptScore W1522962829C76155785 @default.
- W1522962829 hasConceptScore W1522962829C9390403 @default.
- W1522962829 hasLocation W15229628291 @default.
- W1522962829 hasOpenAccess W1522962829 @default.
- W1522962829 hasPrimaryLocation W15229628291 @default.
- W1522962829 hasRelatedWork W1482934197 @default.
- W1522962829 hasRelatedWork W1523952513 @default.
- W1522962829 hasRelatedWork W1731143506 @default.
- W1522962829 hasRelatedWork W1972300383 @default.
- W1522962829 hasRelatedWork W1976475955 @default.
- W1522962829 hasRelatedWork W1981260425 @default.
- W1522962829 hasRelatedWork W2009886514 @default.
- W1522962829 hasRelatedWork W2087006254 @default.
- W1522962829 hasRelatedWork W2096206787 @default.
- W1522962829 hasRelatedWork W2102456816 @default.
- W1522962829 hasRelatedWork W2116710570 @default.
- W1522962829 hasRelatedWork W2119743586 @default.
- W1522962829 hasRelatedWork W2123861710 @default.
- W1522962829 hasRelatedWork W2136411783 @default.
- W1522962829 hasRelatedWork W2140930828 @default.
- W1522962829 hasRelatedWork W2141307564 @default.
- W1522962829 hasRelatedWork W2150203579 @default.
- W1522962829 hasRelatedWork W2151154958 @default.
- W1522962829 hasRelatedWork W2169255011 @default.
- W1522962829 hasRelatedWork W2169910642 @default.
- W1522962829 isParatext "false" @default.
- W1522962829 isRetracted "false" @default.
- W1522962829 magId "1522962829" @default.
- W1522962829 workType "article" @default.