FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W1559899605> ?p ?o ?g. }

• W1559899605 abstract "ISA extensions are a very powerful approach to implement new hardware techniques that require or benefit from compiler support: decisions made at compile time can be complemented at runtime, achieving a synergistic effect between the compiler and the processor. This thesis is focused on two ISA extensions: predicate execution and register windows. Predicate execution is exploited by the if-conversion compiler technique. If-conversion removes control dependences by transforming them to data dependences, which helps to exploit ILP beyond a single basic-block. Register windows help to reduce the amount of loads and stores required to save and restore registers across procedure calls by storing multiple contexts into a large architectural register file.<br/><br/>In-order processors specially benefit from using both ISA extensions to overcome the limitations that control dependences and memory hierarchy impose on static scheduling. Predicate execution allows to move control dependence instructions past branches. Register windows reduce the amount of memory operations across procedure calls. Although if-conversion and register windows techniques have not been exclusively developed for in-order processors, their use for out-of-order processors has been studied very little. In this thesis we show that the uses of if-conversion and register windows introduce new performance opportunities and new challenges to face in out-of-order processors.<br/><br/>The use of if-conversion in out-of-order processors helps to eliminate hard-to-predict branches, alleviating the severe performance penalties caused by branch mispredictions. However, the removal of some conditional branches by if-conversion may adversely affect the predictability of the remaining branches, because it may reduce the amount of correlation information available to the branch predictor. Moreover, predicate execution in out-of-order processors has to deal with two performance issues. First, multiple definitions of the same logical register can be merged into a single control flow, where each definition is guarded with a different predicate. Second, instructions whose guarding predicate evaluates to false consume unnecessary resources. This thesis proposes a branch prediction scheme based on predicate prediction that solves the three problems mentioned above. This scheme, which is built on top of a predicated ISA that implement a compare-and-branch model such as the one considered in this thesis, has two advantages: First, the branch accuracy is improved because the correlation information is not lost after if-conversion and the mechanism we propose permits using the computed value of the branch predicate when available, achieving 100% of accuracy. Second it avoids the predicate out-of-order execution problems.<br/><br/>Regarding register windows, we propose a mechanism that reduces physical register requirements of an out-of-order processor to the bare minimum with almost no performance loss. The mechanism is based on identifying which architectural registers are in use by current in-flight instructions. The registers which are not in use, i.e. there is no in-flight instruction that references them, can be early released.<br/><br/>In this thesis we propose a very efficient and low-cost hardware implementation of predicate execution and register windows that provide important benefits to out-of-order processors." @default.
• W1559899605 created "2016-06-24" @default.
• W1559899605 creator A5044418566 @default.
• W1559899605 date "2023-07-19" @default.
• W1559899605 modified "2023-10-04" @default.
• W1559899605 title "Predicated execution and register windows for out-of-order processors" @default.
• W1559899605 cites W1495104217 @default.
• W1559899605 cites W1549770887 @default.
• W1559899605 cites W1868432933 @default.
• W1559899605 cites W1973141977 @default.
• W1559899605 cites W1978787262 @default.
• W1559899605 cites W1979072566 @default.
• W1559899605 cites W1982205631 @default.
• W1559899605 cites W1986535055 @default.
• W1559899605 cites W2011993966 @default.
• W1559899605 cites W2013626943 @default.
• W1559899605 cites W2015454481 @default.
• W1559899605 cites W2028861246 @default.
• W1559899605 cites W2053285257 @default.
• W1559899605 cites W2063639637 @default.
• W1559899605 cites W2064909421 @default.
• W1559899605 cites W2078666755 @default.
• W1559899605 cites W2089363288 @default.
• W1559899605 cites W2098220211 @default.
• W1559899605 cites W2101005180 @default.
• W1559899605 cites W2101668240 @default.
• W1559899605 cites W2102388010 @default.
• W1559899605 cites W2106561538 @default.
• W1559899605 cites W2107782879 @default.
• W1559899605 cites W2107916517 @default.
• W1559899605 cites W2113174625 @default.
• W1559899605 cites W2116299797 @default.
• W1559899605 cites W2117184662 @default.
• W1559899605 cites W2117877698 @default.
• W1559899605 cites W2118859527 @default.
• W1559899605 cites W2118896605 @default.
• W1559899605 cites W2119609467 @default.
• W1559899605 cites W2122563027 @default.
• W1559899605 cites W2123394501 @default.
• W1559899605 cites W2123502373 @default.
• W1559899605 cites W2126679798 @default.
• W1559899605 cites W2128731376 @default.
• W1559899605 cites W2129889140 @default.
• W1559899605 cites W2129962996 @default.
• W1559899605 cites W2130363691 @default.
• W1559899605 cites W2131667412 @default.
• W1559899605 cites W2132218030 @default.
• W1559899605 cites W2132545512 @default.
• W1559899605 cites W2137081678 @default.
• W1559899605 cites W2138351227 @default.
• W1559899605 cites W2138803271 @default.
• W1559899605 cites W2140311411 @default.
• W1559899605 cites W2142422634 @default.
• W1559899605 cites W2143285027 @default.
• W1559899605 cites W2145462867 @default.
• W1559899605 cites W2147098645 @default.
• W1559899605 cites W2150196852 @default.
• W1559899605 cites W2156484396 @default.
• W1559899605 cites W2157364313 @default.
• W1559899605 cites W2157758640 @default.
• W1559899605 cites W2159254447 @default.
• W1559899605 cites W2163599246 @default.
• W1559899605 cites W2163820265 @default.
• W1559899605 cites W2163870456 @default.
• W1559899605 cites W2164228393 @default.
• W1559899605 cites W2165423885 @default.
• W1559899605 cites W2171404599 @default.
• W1559899605 cites W2916411819 @default.
• W1559899605 cites W63944998 @default.
• W1559899605 cites W3137019920 @default.
• W1559899605 doi "https://doi.org/10.5821/dissertation-2117-93337" @default.
• W1559899605 hasPublicationYear "2023" @default.
• W1559899605 type Work @default.
• W1559899605 sameAs 1559899605 @default.
• W1559899605 citedByCount "0" @default.
• W1559899605 crossrefType "dissertation" @default.
• W1559899605 hasAuthorship W1559899605A5044418566 @default.
• W1559899605 hasBestOaLocation W15598996051 @default.
• W1559899605 hasConcept C111919701 @default.
• W1559899605 hasConcept C117280010 @default.
• W1559899605 hasConcept C128916667 @default.
• W1559899605 hasConcept C153247305 @default.
• W1559899605 hasConcept C169590947 @default.
• W1559899605 hasConcept C173608175 @default.
• W1559899605 hasConcept C1793878 @default.
• W1559899605 hasConcept C199360897 @default.
• W1559899605 hasConcept C200833197 @default.
• W1559899605 hasConcept C202491316 @default.
• W1559899605 hasConcept C2871975 @default.
• W1559899605 hasConcept C41008148 @default.
• W1559899605 hasConcept C98986596 @default.
• W1559899605 hasConceptScore W1559899605C111919701 @default.
• W1559899605 hasConceptScore W1559899605C117280010 @default.
• W1559899605 hasConceptScore W1559899605C128916667 @default.
• W1559899605 hasConceptScore W1559899605C153247305 @default.
• W1559899605 hasConceptScore W1559899605C169590947 @default.
• W1559899605 hasConceptScore W1559899605C173608175 @default.
• W1559899605 hasConceptScore W1559899605C1793878 @default.
• W1559899605 hasConceptScore W1559899605C199360897 @default.
• W1559899605 hasConceptScore W1559899605C200833197 @default.

• next