Matches in SemOpenAlex for { <https://semopenalex.org/work/W1569276366> ?p ?o ?g. }
Showing items 1 to 63 of
63
with 100 items per page.
- W1569276366 abstract "Virtually addressed caches offer advantages of improved performance and simplicity of design over real addressed caches. They have not been generally used because their implementation presents some difficulties.A technique was devised to allow the use of virtually addressed cache by multiple processes sharing global memory without cache coherency problems. When the question of how to best combine I/O subsystems with virtually addressed cache using that technique was raised, several more problems were discovered. These included the MMU coherency problem and the question of whether the MMU should be associated with the processor or with main memory. The advantages and disadvantages of a large number of locations of processors, caches, buses, MMUs, and main memories were discussed. Associating the MMU(s) with main memory rather than with the cache or the processor has a number of advantages. These advantages include a solution to the MMU coherency problem, better performance, virtual addresses for I/O which yields uniform addresses for all references, and simplicity of design.An implementation of the ideas developed in this dissertation is proposed. The system to be implemented is a multiprocessor workstation using shared global memory for multiprocessing and multiprogramming tasks. Operating system and system software issues are discussed.In the uniprocessor case, the expected performance gain due to using virtually addressed cache is significant, primarily because it allows non-paged address translation units to be used. Comparisons were made between real address cache architectures and virtual address cache architectures.In the multiprocessor case, there is also a gain in performance for all of the reasons which apply with uniprocessors, plus a reduction in bus contention. There is also a considerable reduction in the complexity of the system. All of the processors, including I/O processors, can be treated in a uniform fashion with respect to the protocol for memory access. Each processor deals with virtual addresses only. Translation of virtual addresses is defered until a main memory reference occurs. The main memory translates the virual address to a real address, maintains cache coherency between the various processors, detects page faults, and transfers data." @default.
- W1569276366 created "2016-06-24" @default.
- W1569276366 creator A5030143871 @default.
- W1569276366 date "1985-01-01" @default.
- W1569276366 modified "2023-09-26" @default.
- W1569276366 title "Virtually addressed caches for multiprogramming and multiprocessing environments" @default.
- W1569276366 hasPublicationYear "1985" @default.
- W1569276366 type Work @default.
- W1569276366 sameAs 1569276366 @default.
- W1569276366 citedByCount "7" @default.
- W1569276366 crossrefType "journal-article" @default.
- W1569276366 hasAuthorship W1569276366A5030143871 @default.
- W1569276366 hasConcept C111919701 @default.
- W1569276366 hasConcept C113166858 @default.
- W1569276366 hasConcept C115537543 @default.
- W1569276366 hasConcept C149635348 @default.
- W1569276366 hasConcept C154556556 @default.
- W1569276366 hasConcept C173608175 @default.
- W1569276366 hasConcept C189783530 @default.
- W1569276366 hasConcept C201148951 @default.
- W1569276366 hasConcept C38556500 @default.
- W1569276366 hasConcept C41008148 @default.
- W1569276366 hasConcept C4822641 @default.
- W1569276366 hasConcept C79189994 @default.
- W1569276366 hasConceptScore W1569276366C111919701 @default.
- W1569276366 hasConceptScore W1569276366C113166858 @default.
- W1569276366 hasConceptScore W1569276366C115537543 @default.
- W1569276366 hasConceptScore W1569276366C149635348 @default.
- W1569276366 hasConceptScore W1569276366C154556556 @default.
- W1569276366 hasConceptScore W1569276366C173608175 @default.
- W1569276366 hasConceptScore W1569276366C189783530 @default.
- W1569276366 hasConceptScore W1569276366C201148951 @default.
- W1569276366 hasConceptScore W1569276366C38556500 @default.
- W1569276366 hasConceptScore W1569276366C41008148 @default.
- W1569276366 hasConceptScore W1569276366C4822641 @default.
- W1569276366 hasConceptScore W1569276366C79189994 @default.
- W1569276366 hasLocation W15692763661 @default.
- W1569276366 hasOpenAccess W1569276366 @default.
- W1569276366 hasPrimaryLocation W15692763661 @default.
- W1569276366 hasRelatedWork W127139334 @default.
- W1569276366 hasRelatedWork W1990024436 @default.
- W1569276366 hasRelatedWork W1995804552 @default.
- W1569276366 hasRelatedWork W2002932832 @default.
- W1569276366 hasRelatedWork W2025055235 @default.
- W1569276366 hasRelatedWork W2101668240 @default.
- W1569276366 hasRelatedWork W2155019790 @default.
- W1569276366 hasRelatedWork W2169387148 @default.
- W1569276366 hasRelatedWork W2170475078 @default.
- W1569276366 hasRelatedWork W2176743241 @default.
- W1569276366 hasRelatedWork W2201302668 @default.
- W1569276366 hasRelatedWork W2218269467 @default.
- W1569276366 hasRelatedWork W2247651031 @default.
- W1569276366 hasRelatedWork W2294693415 @default.
- W1569276366 hasRelatedWork W2296515307 @default.
- W1569276366 hasRelatedWork W2496213259 @default.
- W1569276366 hasRelatedWork W2736631282 @default.
- W1569276366 hasRelatedWork W98829747 @default.
- W1569276366 hasRelatedWork W2188995351 @default.
- W1569276366 hasRelatedWork W2198481958 @default.
- W1569276366 isParatext "false" @default.
- W1569276366 isRetracted "false" @default.
- W1569276366 magId "1569276366" @default.
- W1569276366 workType "article" @default.