FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W1588173615> ?p ?o ?g. }

• W1588173615 abstract "Low-voltage scaling limitations of nanoscale CMOS LSIs are one of the major problems in the nanoscale era because they cause the evermore-serious power crises with device scaling. The problems stem from two unscalable device parameters: The first is the high value of the lowest necessary threshold voltage Vt (that is, Vt0) of MOSFETs needed to keep the subthreshold leakage low. The second is the variation in Vt (that is, δVt), that becomes more prominent in the nanoscale era. The δVt caused by the intrinsic random dopant fluctuation is the major source of various δVt components. It increases with device scaling and thus intensifies various detrimental effects such as variations in speed and/or the voltage margins of circuits. Due to such inherent features of Vt0 and δVt, the operating voltage VDD is facing a 1-V wall in the 65-nm generation, and is expected to rapidly increase with further scaling of bulk MOSFETs, thereby worsening the power crisis. To reduce VDD, the minimum operating voltage Vmin, as determined by Vt0 and δVt, must be reduced.In this talk the Vmin of memory-rich nanoscale CMOS LSIs is investigated in an effort to reduce to below 0.5 V through variability-conscious device and circuit designs. First, Vmin, as a methodology to evaluate the low-voltage potential of MOSFETs, is proposed on the basis of a tolerable speed variation. Second, Vmins of the logic, SRAM, and DRAM blocks are compared, and the SRAM block comprising the six-transistor (6-T) cell turns out to be particularly problematic because it has the highest Vmin. Third, new devices, such as a fully-depleted structure (FD-SOI) and fin-type structure (FinFET) as δVt-immune MOSFETs, are investigated to further reduce the Vmins of the above-described blocks. Also investigated are new circuits to reduce Vmin of each block. For example, for the logic block, new dual-Vt0 and dual-VDD dynamic circuits enable the power-delay product to be reduced to 0.09 at a 0.2-V supply owing to gate-source reverse biasing. For the SRAM block, repair techniques, shortening the data line, upsizing the MOSFETs, control of the common-source line or the word line of the cell, and even the 8-T cell reduce the Vmin. For the DRAM block, if combined with FinFET DRAM cells, a dynamic sense amplifier minimizes the Vt0 and thus Vmin.Finally, it is concluded that such variability-conscious circuit designs should lead to the achievement of 0.5-V nanoscale LSIs, if relevant devices and fabrication processes are successfully developed." @default.
• W1588173615 created "2016-06-24" @default.
• W1588173615 creator A5012036774 @default.
• W1588173615 date "2011-01-01" @default.
• W1588173615 modified "2023-09-26" @default.
• W1588173615 title "Variability-Conscious Circuit Designs for Low-Voltage Memory-Rich Nano-Scale CMOS LSIs" @default.
• W1588173615 doi "https://doi.org/10.1007/978-3-642-17752-1_30" @default.
• W1588173615 hasPublicationYear "2011" @default.
• W1588173615 type Work @default.
• W1588173615 sameAs 1588173615 @default.
• W1588173615 citedByCount "0" @default.
• W1588173615 crossrefType "book-chapter" @default.
• W1588173615 hasAuthorship W1588173615A5012036774 @default.
• W1588173615 hasBestOaLocation W15881736151 @default.
• W1588173615 hasConcept C119599485 @default.
• W1588173615 hasConcept C127413603 @default.
• W1588173615 hasConcept C128624480 @default.
• W1588173615 hasConcept C131017901 @default.
• W1588173615 hasConcept C134146338 @default.
• W1588173615 hasConcept C139719470 @default.
• W1588173615 hasConcept C156465305 @default.
• W1588173615 hasConcept C162324750 @default.
• W1588173615 hasConcept C165801399 @default.
• W1588173615 hasConcept C172385210 @default.
• W1588173615 hasConcept C192562407 @default.
• W1588173615 hasConcept C195370968 @default.
• W1588173615 hasConcept C2524010 @default.
• W1588173615 hasConcept C2777042071 @default.
• W1588173615 hasConcept C2778413303 @default.
• W1588173615 hasConcept C33923547 @default.
• W1588173615 hasConcept C41008148 @default.
• W1588173615 hasConcept C46362747 @default.
• W1588173615 hasConcept C49040817 @default.
• W1588173615 hasConcept C68043766 @default.
• W1588173615 hasConcept C7366592 @default.
• W1588173615 hasConcept C9390403 @default.
• W1588173615 hasConcept C99844830 @default.
• W1588173615 hasConceptScore W1588173615C119599485 @default.
• W1588173615 hasConceptScore W1588173615C127413603 @default.
• W1588173615 hasConceptScore W1588173615C128624480 @default.
• W1588173615 hasConceptScore W1588173615C131017901 @default.
• W1588173615 hasConceptScore W1588173615C134146338 @default.
• W1588173615 hasConceptScore W1588173615C139719470 @default.
• W1588173615 hasConceptScore W1588173615C156465305 @default.
• W1588173615 hasConceptScore W1588173615C162324750 @default.
• W1588173615 hasConceptScore W1588173615C165801399 @default.
• W1588173615 hasConceptScore W1588173615C172385210 @default.
• W1588173615 hasConceptScore W1588173615C192562407 @default.
• W1588173615 hasConceptScore W1588173615C195370968 @default.
• W1588173615 hasConceptScore W1588173615C2524010 @default.
• W1588173615 hasConceptScore W1588173615C2777042071 @default.
• W1588173615 hasConceptScore W1588173615C2778413303 @default.
• W1588173615 hasConceptScore W1588173615C33923547 @default.
• W1588173615 hasConceptScore W1588173615C41008148 @default.
• W1588173615 hasConceptScore W1588173615C46362747 @default.
• W1588173615 hasConceptScore W1588173615C49040817 @default.
• W1588173615 hasConceptScore W1588173615C68043766 @default.
• W1588173615 hasConceptScore W1588173615C7366592 @default.
• W1588173615 hasConceptScore W1588173615C9390403 @default.
• W1588173615 hasConceptScore W1588173615C99844830 @default.
• W1588173615 hasLocation W15881736151 @default.
• W1588173615 hasOpenAccess W1588173615 @default.
• W1588173615 hasPrimaryLocation W15881736151 @default.
• W1588173615 hasRelatedWork W1589710187 @default.
• W1588173615 hasRelatedWork W1998798369 @default.
• W1588173615 hasRelatedWork W2000794237 @default.
• W1588173615 hasRelatedWork W2021034785 @default.
• W1588173615 hasRelatedWork W2057409119 @default.
• W1588173615 hasRelatedWork W2088425973 @default.
• W1588173615 hasRelatedWork W2117082520 @default.
• W1588173615 hasRelatedWork W2131728054 @default.
• W1588173615 hasRelatedWork W2145536841 @default.
• W1588173615 hasRelatedWork W2180367670 @default.
• W1588173615 hasRelatedWork W2189365754 @default.
• W1588173615 hasRelatedWork W2331134151 @default.
• W1588173615 hasRelatedWork W2543171663 @default.
• W1588173615 hasRelatedWork W2742836599 @default.
• W1588173615 hasRelatedWork W2792232768 @default.
• W1588173615 hasRelatedWork W941595258 @default.
• W1588173615 hasRelatedWork W2184023333 @default.
• W1588173615 hasRelatedWork W2184226355 @default.
• W1588173615 hasRelatedWork W2187281670 @default.
• W1588173615 hasRelatedWork W2187349053 @default.
• W1588173615 isParatext "false" @default.
• W1588173615 isRetracted "false" @default.
• W1588173615 magId "1588173615" @default.
• W1588173615 workType "book-chapter" @default.