FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W1634809793> ?p ?o ?g. }

• W1634809793 abstract "This dissertation addresses the challenge of designing robust integrated circuits in the deep sub micron regime in the presence of lithography process variability. By extending and combining existing process and circuit analysis techniques, flexible software frameworks are developed to provide detailed studies of circuit performance in the presence of lithography variations such as focus and exposure. Applications of these software frameworks to select circuits demonstrate the electrical impact of these variations and provide insight into variability aware compact models that capture the process dependent circuit behavior. These variability aware timing models abstract lithography variability from the process level to the circuit level and are used to estimate path level circuit performance with high accuracy with very little overhead in runtime.The Interconnect Variability Characterization (IVC) framework maps lithography induced geometrical variations at the interconnect level to electrical delay variations. This framework is applied to one dimensional repeater circuits patterned with both 90nm single patterning and 32nm double patterning technologies, under the presence of focus, exposure, and overlay variability. Studies indicate that single and double patterning layouts generally exhibit small variations in delay (between 1-3%) due to self compensating RC effects associated with dense layouts and overlay errors for layouts without self-compensating RC effects. The delay response of each double patterned interconnect structure is fit with a second order polynomial model with focus, exposure, and misalignment parameters with 12 coefficients and residuals of less than 0.1ps. The IVC framework is also applied to a repeater circuit with cascaded interconnect structures to emulate more complex layout scenarios, and it is observed that the variations on each segment average out to reduce the overall delay variation.The Standard Cell Variability Characterization (SCVC) framework advances existing layout-level lithography aware circuit analysis by extending it to cell-level applications utilizing a physically accurate approach that integrates process simulation, compact transistor models, and circuit simulation to characterize electrical cell behavior. This framework is applied to combinational and sequential cells in the Nangate 45nm Open Cell Library, and the timing response of these cells to lithography focus and exposure variations demonstrate Bossung like behavior. This behavior permits the process parameter dependent response to be captured in a nine term variability aware compact model based on Bossung fitting equations. For a two input NAND gate, the variability aware compact model captures the simulated response to an accuracy of 0.3%. The SCVC framework is also applied to investigate advanced process effects including misalignment and layout proximity.The abstraction of process variability from the layout level to the cell level opens up an entire new realm of circuit analysis and optimization and provides a foundation for path level variability analysis without the computationally expensive costs associated with joint process and circuit simulation. The SCVC framework is used with slight modification to illustrate the speedup and accuracy tradeoffs of using compact models. With variability aware compact models, the process dependent performance of a three stage logic circuit can be estimated to an accuracy of 0.7% with a speedup of over 50,000. Path level variability analysis also provides an accurate estimate (within 1%) of ring oscillator period in well under a second.Another significant advantage of variability aware compact models is that they can be easily incorporated into existing design methodologies for design optimization. This is demonstrated by applying cell swapping on a logic circuit to reduce the overall delay variability along a circuit path. By including these variability aware compact models in cell characterization libraries, design metrics such as circuit timing, power, area, and delay variability can be quickly assessed to optimize for the correct balance of all design metrics, including delay variability.Deterministic lithography variations can be easily captured using the variability aware compact models described in this dissertation. However, another prominent source of variability is random dopant fluctuations, which affect transistor threshold voltage and in turn circuit performance. The SCVC framework is utilized to investigate the interactions between deterministic lithography variations and random dopant fluctuations. Monte Carlo studies show that the output delay distribution in the presence of random dopant fluctuations is dependent on lithography focus and exposure conditions, with a 3.6 ps change in standard deviation across the focus exposure process window. This indicates that the electrical impact of random variations is dependent on systematic lithography variations, and this dependency should be included for precise analysis." @default.
• W1634809793 created "2016-06-24" @default.
• W1634809793 creator A5048574565 @default.
• W1634809793 date "2011-01-01" @default.
• W1634809793 modified "2023-09-26" @default.
• W1634809793 title "Compensation for Lithography Induced Process Variations during Physical Design" @default.
• W1634809793 cites W1594489858 @default.
• W1634809793 cites W1925000611 @default.
• W1634809793 cites W1941797339 @default.
• W1634809793 cites W1967304648 @default.
• W1634809793 cites W1971027394 @default.
• W1634809793 cites W1971619329 @default.
• W1634809793 cites W1982756257 @default.
• W1634809793 cites W1989219013 @default.
• W1634809793 cites W1989891105 @default.
• W1634809793 cites W2001762759 @default.
• W1634809793 cites W2003625360 @default.
• W1634809793 cites W2006226185 @default.
• W1634809793 cites W2015477889 @default.
• W1634809793 cites W2031180652 @default.
• W1634809793 cites W2046658518 @default.
• W1634809793 cites W2054237052 @default.
• W1634809793 cites W2058407656 @default.
• W1634809793 cites W2064165471 @default.
• W1634809793 cites W2075793512 @default.
• W1634809793 cites W2083750621 @default.
• W1634809793 cites W2090444293 @default.
• W1634809793 cites W2108880814 @default.
• W1634809793 cites W2125952738 @default.
• W1634809793 cites W2126564504 @default.
• W1634809793 cites W2140823559 @default.
• W1634809793 cites W2144223822 @default.
• W1634809793 cites W2147474212 @default.
• W1634809793 cites W2151817873 @default.
• W1634809793 cites W2308329979 @default.
• W1634809793 cites W2470335638 @default.
• W1634809793 cites W3139022131 @default.
• W1634809793 cites W3203992401 @default.
• W1634809793 hasPublicationYear "2011" @default.
• W1634809793 type Work @default.
• W1634809793 sameAs 1634809793 @default.
• W1634809793 citedByCount "1" @default.
• W1634809793 crossrefType "journal-article" @default.
• W1634809793 hasAuthorship W1634809793A5048574565 @default.
• W1634809793 hasConcept C11171543 @default.
• W1634809793 hasConcept C111919701 @default.
• W1634809793 hasConcept C119599485 @default.
• W1634809793 hasConcept C120665830 @default.
• W1634809793 hasConcept C121332964 @default.
• W1634809793 hasConcept C123745756 @default.
• W1634809793 hasConcept C125411270 @default.
• W1634809793 hasConcept C127413603 @default.
• W1634809793 hasConcept C134146338 @default.
• W1634809793 hasConcept C136085584 @default.
• W1634809793 hasConcept C154945302 @default.
• W1634809793 hasConcept C15744967 @default.
• W1634809793 hasConcept C188817802 @default.
• W1634809793 hasConcept C190560348 @default.
• W1634809793 hasConcept C192209626 @default.
• W1634809793 hasConcept C192562407 @default.
• W1634809793 hasConcept C195545963 @default.
• W1634809793 hasConcept C199360897 @default.
• W1634809793 hasConcept C204223013 @default.
• W1634809793 hasConcept C24326235 @default.
• W1634809793 hasConcept C2780023022 @default.
• W1634809793 hasConcept C41008148 @default.
• W1634809793 hasConcept C49040817 @default.
• W1634809793 hasConcept C530198007 @default.
• W1634809793 hasConcept C76155785 @default.
• W1634809793 hasConcept C93389723 @default.
• W1634809793 hasConcept C98045186 @default.
• W1634809793 hasConceptScore W1634809793C11171543 @default.
• W1634809793 hasConceptScore W1634809793C111919701 @default.
• W1634809793 hasConceptScore W1634809793C119599485 @default.
• W1634809793 hasConceptScore W1634809793C120665830 @default.
• W1634809793 hasConceptScore W1634809793C121332964 @default.
• W1634809793 hasConceptScore W1634809793C123745756 @default.
• W1634809793 hasConceptScore W1634809793C125411270 @default.
• W1634809793 hasConceptScore W1634809793C127413603 @default.
• W1634809793 hasConceptScore W1634809793C134146338 @default.
• W1634809793 hasConceptScore W1634809793C136085584 @default.
• W1634809793 hasConceptScore W1634809793C154945302 @default.
• W1634809793 hasConceptScore W1634809793C15744967 @default.
• W1634809793 hasConceptScore W1634809793C188817802 @default.
• W1634809793 hasConceptScore W1634809793C190560348 @default.
• W1634809793 hasConceptScore W1634809793C192209626 @default.
• W1634809793 hasConceptScore W1634809793C192562407 @default.
• W1634809793 hasConceptScore W1634809793C195545963 @default.
• W1634809793 hasConceptScore W1634809793C199360897 @default.
• W1634809793 hasConceptScore W1634809793C204223013 @default.
• W1634809793 hasConceptScore W1634809793C24326235 @default.
• W1634809793 hasConceptScore W1634809793C2780023022 @default.
• W1634809793 hasConceptScore W1634809793C41008148 @default.
• W1634809793 hasConceptScore W1634809793C49040817 @default.
• W1634809793 hasConceptScore W1634809793C530198007 @default.
• W1634809793 hasConceptScore W1634809793C76155785 @default.
• W1634809793 hasConceptScore W1634809793C93389723 @default.
• W1634809793 hasConceptScore W1634809793C98045186 @default.
• W1634809793 hasLocation W16348097931 @default.
• W1634809793 hasOpenAccess W1634809793 @default.

• next