Matches in SemOpenAlex for { <https://semopenalex.org/work/W1659547950> ?p ?o ?g. }
Showing items 1 to 67 of
67
with 100 items per page.
- W1659547950 abstract "The size of the VLSI circuit is increasing at a very rapid pace, and soon the sequential algorithms running on a uniprocessor will be inadequate to handle such large circuits. Parallel processing can be used to reduce the computation time considerably with almost no degradation in the quality. Most of the parallel algorithms developed for VLSI CAD applications, however, are designed for one specific parallel architecture. As a result, considerable effort and expense are needed to port them to different parallel machines. The ongoing ProperCAD project at the University of Illinois offers a bright solution to that problem by allowing the user to develop parallel algorithms on the top of a portable framework such that the programs developed will run unchanged on a variety of parallel machines, both shared and distributed memory machines. In this thesis, parallel algorithms for combinational logic synthesis using two approaches are developed: (1) the Transduction method, which uses the concept of a set of permissible functions to perform various logic transformations to reduce the size of logic circuit, and (2) the MIS approach, which uses algebraic factoring and node simplification for the purpose of logic minimization. The parallel algorithms developed in this thesis offer three major contributions. First, the parallel algorithms use an asynchronous, message-driven computing model with no synchronizing barriers separating phases of parallel computation. Second, these algorithms are portable across a wide variety of parallel architectures, shared memory machines such as Encore Multimax and Sequent Symmetry, distributed memory machines such as Intel/860, and networks of workstations. Finally, these algorithms are built around well defined sequential algorithm interfaces, so that the parallel algorithms can benefit from the future improvements and expansions of the sequential algorithms. Very large circuits, however, can not he handled as a whole by any synthesis algorithm. Those circuits are partitioned, and then the partitions are synthesized independently in parallel. A parallel synthesis system based on the partitioning approach is also described in this thesis." @default.
- W1659547950 created "2016-06-24" @default.
- W1659547950 creator A5061664830 @default.
- W1659547950 date "1993-01-11" @default.
- W1659547950 modified "2023-09-28" @default.
- W1659547950 title "Parallel algorithms for logic synthesis" @default.
- W1659547950 hasPublicationYear "1993" @default.
- W1659547950 type Work @default.
- W1659547950 sameAs 1659547950 @default.
- W1659547950 citedByCount "1" @default.
- W1659547950 crossrefType "journal-article" @default.
- W1659547950 hasAuthorship W1659547950A5061664830 @default.
- W1659547950 hasConcept C11413529 @default.
- W1659547950 hasConcept C120373497 @default.
- W1659547950 hasConcept C131017901 @default.
- W1659547950 hasConcept C14580979 @default.
- W1659547950 hasConcept C149635348 @default.
- W1659547950 hasConcept C156891508 @default.
- W1659547950 hasConcept C157922185 @default.
- W1659547950 hasConcept C173608175 @default.
- W1659547950 hasConcept C199115840 @default.
- W1659547950 hasConcept C41008148 @default.
- W1659547950 hasConcept C4822641 @default.
- W1659547950 hasConcept C538114610 @default.
- W1659547950 hasConcept C79189994 @default.
- W1659547950 hasConcept C96324660 @default.
- W1659547950 hasConceptScore W1659547950C11413529 @default.
- W1659547950 hasConceptScore W1659547950C120373497 @default.
- W1659547950 hasConceptScore W1659547950C131017901 @default.
- W1659547950 hasConceptScore W1659547950C14580979 @default.
- W1659547950 hasConceptScore W1659547950C149635348 @default.
- W1659547950 hasConceptScore W1659547950C156891508 @default.
- W1659547950 hasConceptScore W1659547950C157922185 @default.
- W1659547950 hasConceptScore W1659547950C173608175 @default.
- W1659547950 hasConceptScore W1659547950C199115840 @default.
- W1659547950 hasConceptScore W1659547950C41008148 @default.
- W1659547950 hasConceptScore W1659547950C4822641 @default.
- W1659547950 hasConceptScore W1659547950C538114610 @default.
- W1659547950 hasConceptScore W1659547950C79189994 @default.
- W1659547950 hasConceptScore W1659547950C96324660 @default.
- W1659547950 hasLocation W16595479501 @default.
- W1659547950 hasOpenAccess W1659547950 @default.
- W1659547950 hasPrimaryLocation W16595479501 @default.
- W1659547950 hasRelatedWork W1520853043 @default.
- W1659547950 hasRelatedWork W1576238625 @default.
- W1659547950 hasRelatedWork W1742687376 @default.
- W1659547950 hasRelatedWork W2061614369 @default.
- W1659547950 hasRelatedWork W2095621084 @default.
- W1659547950 hasRelatedWork W2098314020 @default.
- W1659547950 hasRelatedWork W2098860765 @default.
- W1659547950 hasRelatedWork W2103778848 @default.
- W1659547950 hasRelatedWork W2104727304 @default.
- W1659547950 hasRelatedWork W2106723590 @default.
- W1659547950 hasRelatedWork W2109091276 @default.
- W1659547950 hasRelatedWork W2145566567 @default.
- W1659547950 hasRelatedWork W2162287247 @default.
- W1659547950 hasRelatedWork W2180183019 @default.
- W1659547950 hasRelatedWork W24131947 @default.
- W1659547950 hasRelatedWork W268118960 @default.
- W1659547950 hasRelatedWork W2732269861 @default.
- W1659547950 hasRelatedWork W29018669 @default.
- W1659547950 hasRelatedWork W3090762947 @default.
- W1659547950 hasRelatedWork W79248910 @default.
- W1659547950 isParatext "false" @default.
- W1659547950 isRetracted "false" @default.
- W1659547950 magId "1659547950" @default.
- W1659547950 workType "article" @default.