FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W17801326> ?p ?o ?g. }

• W17801326 abstract "In the last decades CMOS technology has ruled the electronic scenario thanks to the constant scaling of transistor sizes. With the reduction of transistor sizes circuit area decreases, clock frequency increases and power consumption decreases accordingly. However CMOS scaling is now approaching its physical limits and many believe that CMOS technology will not be able to reach the end of the Roadmap. This is mainly due to increasing difficulties in the fabrication process, that is becoming very expensive, and to the unavoidable impact of leakage losses, particularly thanks to gate tunnel current. In this scenario many alternative technologies are studied to overcome the limitations of CMOS transistors. Among these possibilities, magnetic based technologies, like NanoMagnet Logic (NML) are among the most interesting. The reason of this interest lies in their magnetic nature, that opens up entire new possibilities in the design of logic circuits, like the possibility to mix logic and memory in the same device. Moreover they have no standby power consumption and potentially a much lower power consumption of CMOS transistors. In literature NML logic is well studied and theoretical and experimental proofs of concept were already found. However two important points are not enough considered in the analysis approach followed by most of the work in literature. First of all, no complex circuits are analyzed. NML logic is very different from CMOS technologies, so to completely understand the potential of this technology it is mandatory to investigate complex architectures. Secondly, most of the solutions proposed do not take into account the constraints derived from fabrication process, making them unrealistic and difficult to be fabricated experimentally. This thesis focuses therefore on NML logic keeping into account these two important limitations in the research approach followed in literature. The aim is to obtain a complete and accurate overview of NML logic, finding realistic circuital solutions and trying to improve at the same time their performance. After a brief and complete introduction (Chapter 1), the thesis is divided in two parts, which cover the two fundamental points followed in this three years of research: A circuits architecture analysis and a technological analysis. In the architecture analysis first an innovative VHDL model is described in Chapter 2. This model is extensively used in the analysis because it allows fast simulation of complex circuits, with, at the same time, the possibility to estimate circuit per- formance, like area and power consumption. In Chapter 3 the problem of signals synchronization in complex NML circuits is analyzed and solved, using as benchmark a simple but complete NML microprocessor. Different solutions based on asynchronous logic are studied and a new asynchronous solution, specifically designed to exploit the potential of NML logic, is developed. In Chapter 4 the layout of NML circuits is studied on a more physical level, considering the limitations of fabrication processes. The layout of NML circuits is therefore changed accordingly to these constraints. Secondly CMOS circuits architectures are compared to more simple architectures, evaluating therefore which one is more suited for NML logic. Finally the problem of interconnections in NML technology is analyzed and solutions to improve it are found. In Chapter 5 the problem of feedback signals in heavy pipelined technologies, like NML, is studied. Solutions to improve performances and synchronize signals are developed. Systolic arrays are then analyzed as possible candidate to exploit NML potential. Finally in Chapter 6 ToPoliNano, a simulator dedicated to NML and other emerging technologies, that we are developing, is described. This simulator allows to follow the same top-down approach followed for CMOS technology. The layout generator and the simulation engine are detailed described. In the first chapter of the technological analysis (Chapter 7), the performance of NML logic is explored throughout low level simulations. The aim is to understand if these circuits can be fabricated with optical lithography, allowing therefore the commercial development of NML logic. Basic logic gates and the clock system are there analyzed from a low level perspective. In Chapter 8 an innovative electric clock system for NML technology is shown and the first experimental results are reported. This clock system allows to achieve true low power for NML technology, obtaining a reduction of power consumption of 20 times considering the best CMOS transistors available. This power consumption takes into account all the losses, also the clock system losses. Moreover the solution presented can be fabricated with current technological processes. The research work behind this thesis represents an important breakthrough in NML logic. The solutions here presented allow the design and fabrication of complex NML circuits, considering the particular characteristics of this technology and considerably improving the performance. Moreover the technological solutions here presented allow the design and fabrication of circuits with available fabrication process with a considerable advantage over CMOS in terms of power consumption. This thesis represents therefore a considerable step froward in the study and development of NML technology" @default.
• W17801326 created "2016-06-24" @default.
• W17801326 creator A5012025330 @default.
• W17801326 date "2013-01-01" @default.
• W17801326 modified "2023-09-23" @default.
• W17801326 title "Emerging Technologies - NanoMagnets Logic (NML)" @default.
• W17801326 doi "https://doi.org/10.6092/polito/porto/2507366" @default.
• W17801326 hasPublicationYear "2013" @default.
• W17801326 type Work @default.
• W17801326 sameAs 17801326 @default.
• W17801326 citedByCount "2" @default.
• W17801326 countsByYear W178013262015 @default.
• W17801326 countsByYear W178013262017 @default.
• W17801326 crossrefType "journal-article" @default.
• W17801326 hasAuthorship W17801326A5012025330 @default.
• W17801326 hasConcept C115260700 @default.
• W17801326 hasConcept C119599485 @default.
• W17801326 hasConcept C121332964 @default.
• W17801326 hasConcept C127413603 @default.
• W17801326 hasConcept C131017901 @default.
• W17801326 hasConcept C131872197 @default.
• W17801326 hasConcept C134146338 @default.
• W17801326 hasConcept C159903706 @default.
• W17801326 hasConcept C165801399 @default.
• W17801326 hasConcept C172385210 @default.
• W17801326 hasConcept C198521697 @default.
• W17801326 hasConcept C24326235 @default.
• W17801326 hasConcept C32546565 @default.
• W17801326 hasConcept C41008148 @default.
• W17801326 hasConcept C46362747 @default.
• W17801326 hasConcept C62520636 @default.
• W17801326 hasConcept C81843906 @default.
• W17801326 hasConceptScore W17801326C115260700 @default.
• W17801326 hasConceptScore W17801326C119599485 @default.
• W17801326 hasConceptScore W17801326C121332964 @default.
• W17801326 hasConceptScore W17801326C127413603 @default.
• W17801326 hasConceptScore W17801326C131017901 @default.
• W17801326 hasConceptScore W17801326C131872197 @default.
• W17801326 hasConceptScore W17801326C134146338 @default.
• W17801326 hasConceptScore W17801326C159903706 @default.
• W17801326 hasConceptScore W17801326C165801399 @default.
• W17801326 hasConceptScore W17801326C172385210 @default.
• W17801326 hasConceptScore W17801326C198521697 @default.
• W17801326 hasConceptScore W17801326C24326235 @default.
• W17801326 hasConceptScore W17801326C32546565 @default.
• W17801326 hasConceptScore W17801326C41008148 @default.
• W17801326 hasConceptScore W17801326C46362747 @default.
• W17801326 hasConceptScore W17801326C62520636 @default.
• W17801326 hasConceptScore W17801326C81843906 @default.
• W17801326 hasLocation W178013261 @default.
• W17801326 hasOpenAccess W17801326 @default.
• W17801326 hasPrimaryLocation W178013261 @default.
• W17801326 hasRelatedWork W1601296960 @default.
• W17801326 hasRelatedWork W1709346470 @default.
• W17801326 hasRelatedWork W1752662438 @default.
• W17801326 hasRelatedWork W2004437077 @default.
• W17801326 hasRelatedWork W2031539127 @default.
• W17801326 hasRelatedWork W2037703867 @default.
• W17801326 hasRelatedWork W2046387718 @default.
• W17801326 hasRelatedWork W2060979852 @default.
• W17801326 hasRelatedWork W2094634924 @default.
• W17801326 hasRelatedWork W2115714630 @default.
• W17801326 hasRelatedWork W2129019861 @default.
• W17801326 hasRelatedWork W2325339450 @default.
• W17801326 hasRelatedWork W2342304754 @default.
• W17801326 hasRelatedWork W2439934379 @default.
• W17801326 hasRelatedWork W2544262805 @default.
• W17801326 hasRelatedWork W2738591404 @default.
• W17801326 hasRelatedWork W2974059066 @default.
• W17801326 hasRelatedWork W3104555229 @default.
• W17801326 hasRelatedWork W36125494 @default.
• W17801326 hasRelatedWork W758335943 @default.
• W17801326 isParatext "false" @default.
• W17801326 isRetracted "false" @default.
• W17801326 magId "17801326" @default.
• W17801326 workType "article" @default.