Matches in SemOpenAlex for { <https://semopenalex.org/work/W1978982849> ?p ?o ?g. }
Showing items 1 to 80 of
80
with 100 items per page.
- W1978982849 endingPage "32" @default.
- W1978982849 startingPage "1" @default.
- W1978982849 abstract "VLIW (very long instruction word) architectures have proven to be useful for embedded applications with abundant instruction level parallelism. But due to the long instruction bus width it often consumes more power and memory space than necessary. One way to lessen this problem is to adopt a reduced bit-width instruction set architecture (ISA) that has a narrower instruction word length. This facilitates a more efficient hardware implementation in terms of area and power by decreasing bus-bandwidth requirements and the power dissipation associated with instruction fetches. In practice, however, it is impossible to convert a given ISA fully into an equivalent reduced bit-width one because the narrow instruction word, due to bit-width restrictions, can encode only a small subset of normal instructions in the original ISA. Consequently, existing processors provide narrow instructions in very limited cases along with severe restrictions on register accessibility. The objective of this work is to explore the possibility of complete conversion, as a case study, of an existing 32-bit VLIW ISA into a 16-bit one that supports effectively all 32-bit instructions. To this objective, we attempt to circumvent the bit-width restrictions by dynamically extending the effective instruction word length of the converted 16-bit operations. Further, we will show that our proposed ISA conversion can create a synergy effect with a VLES (variable length execution set) architecture that is adopted in most recent VLIW processors. According to our experiment, the code size becomes significantly smaller after the conversion to 16-bit VLIW code. Also at a slight run time cost, the machine with the 16-bit ISA consumes much less energy than the original machine." @default.
- W1978982849 created "2016-06-24" @default.
- W1978982849 creator A5013783196 @default.
- W1978982849 creator A5017496126 @default.
- W1978982849 creator A5020931773 @default.
- W1978982849 creator A5082524666 @default.
- W1978982849 date "2013-03-01" @default.
- W1978982849 modified "2023-10-18" @default.
- W1978982849 title "Reducing instruction bit-width for low-power VLIW architectures" @default.
- W1978982849 cites W1565510652 @default.
- W1978982849 cites W2060231710 @default.
- W1978982849 cites W2063255488 @default.
- W1978982849 cites W2120230074 @default.
- W1978982849 cites W2121945276 @default.
- W1978982849 cites W2129962996 @default.
- W1978982849 cites W2131190522 @default.
- W1978982849 cites W2134240741 @default.
- W1978982849 cites W2134660057 @default.
- W1978982849 cites W2149623020 @default.
- W1978982849 cites W4251099593 @default.
- W1978982849 doi "https://doi.org/10.1145/2442087.2442096" @default.
- W1978982849 hasPublicationYear "2013" @default.
- W1978982849 type Work @default.
- W1978982849 sameAs 1978982849 @default.
- W1978982849 citedByCount "3" @default.
- W1978982849 countsByYear W19789828492014 @default.
- W1978982849 crossrefType "journal-article" @default.
- W1978982849 hasAuthorship W1978982849A5013783196 @default.
- W1978982849 hasAuthorship W1978982849A5017496126 @default.
- W1978982849 hasAuthorship W1978982849A5020931773 @default.
- W1978982849 hasAuthorship W1978982849A5082524666 @default.
- W1978982849 hasConcept C138885662 @default.
- W1978982849 hasConcept C140763907 @default.
- W1978982849 hasConcept C170595534 @default.
- W1978982849 hasConcept C173608175 @default.
- W1978982849 hasConcept C177264268 @default.
- W1978982849 hasConcept C199360897 @default.
- W1978982849 hasConcept C202491316 @default.
- W1978982849 hasConcept C2776760102 @default.
- W1978982849 hasConcept C2781172179 @default.
- W1978982849 hasConcept C41008148 @default.
- W1978982849 hasConcept C41895202 @default.
- W1978982849 hasConcept C90805587 @default.
- W1978982849 hasConceptScore W1978982849C138885662 @default.
- W1978982849 hasConceptScore W1978982849C140763907 @default.
- W1978982849 hasConceptScore W1978982849C170595534 @default.
- W1978982849 hasConceptScore W1978982849C173608175 @default.
- W1978982849 hasConceptScore W1978982849C177264268 @default.
- W1978982849 hasConceptScore W1978982849C199360897 @default.
- W1978982849 hasConceptScore W1978982849C202491316 @default.
- W1978982849 hasConceptScore W1978982849C2776760102 @default.
- W1978982849 hasConceptScore W1978982849C2781172179 @default.
- W1978982849 hasConceptScore W1978982849C41008148 @default.
- W1978982849 hasConceptScore W1978982849C41895202 @default.
- W1978982849 hasConceptScore W1978982849C90805587 @default.
- W1978982849 hasFunder F4320321408 @default.
- W1978982849 hasFunder F4320322120 @default.
- W1978982849 hasFunder F4320322348 @default.
- W1978982849 hasFunder F4320322349 @default.
- W1978982849 hasIssue "2" @default.
- W1978982849 hasLocation W19789828491 @default.
- W1978982849 hasOpenAccess W1978982849 @default.
- W1978982849 hasPrimaryLocation W19789828491 @default.
- W1978982849 hasRelatedWork W2114750404 @default.
- W1978982849 hasRelatedWork W2115688358 @default.
- W1978982849 hasRelatedWork W2145303974 @default.
- W1978982849 hasRelatedWork W2166282436 @default.
- W1978982849 hasRelatedWork W2170960709 @default.
- W1978982849 hasRelatedWork W2176959691 @default.
- W1978982849 hasRelatedWork W2593142409 @default.
- W1978982849 hasRelatedWork W2993981457 @default.
- W1978982849 hasRelatedWork W4241263734 @default.
- W1978982849 hasRelatedWork W3012404267 @default.
- W1978982849 hasVolume "18" @default.
- W1978982849 isParatext "false" @default.
- W1978982849 isRetracted "false" @default.
- W1978982849 magId "1978982849" @default.
- W1978982849 workType "article" @default.