Matches in SemOpenAlex for { <https://semopenalex.org/work/W1988858501> ?p ?o ?g. }
- W1988858501 abstract "Main memory latencies have always been a concern for system performance. Given that reads are on the critical path for CPU progress, reads must be prioritized over writes. However, writes must be eventually processed and they often delay pending reads. In fact, a single channel in the main memory system offers almost no parallelism between reads and writes. This is because a single off-chip memory bus is shared by reads and writes and the direction of the bus has to be explicitly turned around when switching from writes to reads. This is an expensive operation and its cost is amortized by carrying out a burst of writes or reads every time the bus direction is switched. As a result, no reads can be processed while a memory channel is busy servicing writes. This paper proposes a novel mechanism to boost read-write parallelism and perform useful components of read operations even when the memory system is busy performing writes. If some of the banks are busy servicing writes, we start issuing reads to the other idle banks. The results of these reads are stored in a few registers near the memory chip's I/O pads. These results are quickly returned immediately following the bus turnaround. The process is referred to as a Staged Read because it decouples a single read operation into two stages, with the first step being performed in parallel with writes. This innovation can also be viewed as a form of prefetch that is internal to a memory chip. The proposed technique works best when there is bank imbalance in the write stream. We also introduce a write scheduling algorithm that artificially creates bank imbalance and allows useful read operations to be performed during the write drain. Across a suite of memory-intensive workloads, we show that Staged Reads can boost throughput by up to 33% (average 7%) with an average DRAM access latency improvement of 17%, while incurring a very small cost (0.25%) in terms of memory chip area. The throughput improvements are even greater when considering write-intensive workloads (average 11%) or future systems (average 12%)." @default.
- W1988858501 created "2016-06-24" @default.
- W1988858501 creator A5028478697 @default.
- W1988858501 creator A5034067036 @default.
- W1988858501 creator A5039009740 @default.
- W1988858501 creator A5050207942 @default.
- W1988858501 creator A5087056095 @default.
- W1988858501 date "2012-02-01" @default.
- W1988858501 modified "2023-10-17" @default.
- W1988858501 title "Staged Reads: Mitigating the impact of DRAM writes on DRAM reads" @default.
- W1988858501 cites W1983826793 @default.
- W1988858501 cites W2014872264 @default.
- W1988858501 cites W2020165975 @default.
- W1988858501 cites W2025304002 @default.
- W1988858501 cites W2038229768 @default.
- W1988858501 cites W2048588974 @default.
- W1988858501 cites W2071208935 @default.
- W1988858501 cites W2071469142 @default.
- W1988858501 cites W2096540124 @default.
- W1988858501 cites W2097637371 @default.
- W1988858501 cites W2102449048 @default.
- W1988858501 cites W2105102111 @default.
- W1988858501 cites W2106342588 @default.
- W1988858501 cites W2112121929 @default.
- W1988858501 cites W2112753327 @default.
- W1988858501 cites W2120635877 @default.
- W1988858501 cites W2122249806 @default.
- W1988858501 cites W2123728009 @default.
- W1988858501 cites W2128315927 @default.
- W1988858501 cites W2132269953 @default.
- W1988858501 cites W2138661001 @default.
- W1988858501 cites W2143823686 @default.
- W1988858501 cites W2157554053 @default.
- W1988858501 cites W2159908132 @default.
- W1988858501 cites W2164586147 @default.
- W1988858501 cites W2537450429 @default.
- W1988858501 cites W3147501999 @default.
- W1988858501 cites W4236382111 @default.
- W1988858501 cites W4245880889 @default.
- W1988858501 cites W4247787189 @default.
- W1988858501 doi "https://doi.org/10.1109/hpca.2012.6168943" @default.
- W1988858501 hasPublicationYear "2012" @default.
- W1988858501 type Work @default.
- W1988858501 sameAs 1988858501 @default.
- W1988858501 citedByCount "55" @default.
- W1988858501 countsByYear W19888585012012 @default.
- W1988858501 countsByYear W19888585012013 @default.
- W1988858501 countsByYear W19888585012014 @default.
- W1988858501 countsByYear W19888585012015 @default.
- W1988858501 countsByYear W19888585012016 @default.
- W1988858501 countsByYear W19888585012017 @default.
- W1988858501 countsByYear W19888585012018 @default.
- W1988858501 countsByYear W19888585012019 @default.
- W1988858501 countsByYear W19888585012020 @default.
- W1988858501 countsByYear W19888585012021 @default.
- W1988858501 countsByYear W19888585012022 @default.
- W1988858501 countsByYear W19888585012023 @default.
- W1988858501 crossrefType "proceedings-article" @default.
- W1988858501 hasAuthorship W1988858501A5028478697 @default.
- W1988858501 hasAuthorship W1988858501A5034067036 @default.
- W1988858501 hasAuthorship W1988858501A5039009740 @default.
- W1988858501 hasAuthorship W1988858501A5050207942 @default.
- W1988858501 hasAuthorship W1988858501A5087056095 @default.
- W1988858501 hasConcept C111919701 @default.
- W1988858501 hasConcept C115537543 @default.
- W1988858501 hasConcept C133588205 @default.
- W1988858501 hasConcept C149635348 @default.
- W1988858501 hasConcept C165005293 @default.
- W1988858501 hasConcept C173608175 @default.
- W1988858501 hasConcept C2781172179 @default.
- W1988858501 hasConcept C41008148 @default.
- W1988858501 hasConcept C7366592 @default.
- W1988858501 hasConcept C76155785 @default.
- W1988858501 hasConcept C9390403 @default.
- W1988858501 hasConcept C98045186 @default.
- W1988858501 hasConceptScore W1988858501C111919701 @default.
- W1988858501 hasConceptScore W1988858501C115537543 @default.
- W1988858501 hasConceptScore W1988858501C133588205 @default.
- W1988858501 hasConceptScore W1988858501C149635348 @default.
- W1988858501 hasConceptScore W1988858501C165005293 @default.
- W1988858501 hasConceptScore W1988858501C173608175 @default.
- W1988858501 hasConceptScore W1988858501C2781172179 @default.
- W1988858501 hasConceptScore W1988858501C41008148 @default.
- W1988858501 hasConceptScore W1988858501C7366592 @default.
- W1988858501 hasConceptScore W1988858501C76155785 @default.
- W1988858501 hasConceptScore W1988858501C9390403 @default.
- W1988858501 hasConceptScore W1988858501C98045186 @default.
- W1988858501 hasLocation W19888585011 @default.
- W1988858501 hasOpenAccess W1988858501 @default.
- W1988858501 hasPrimaryLocation W19888585011 @default.
- W1988858501 hasRelatedWork W1511727231 @default.
- W1988858501 hasRelatedWork W1578001114 @default.
- W1988858501 hasRelatedWork W1608806855 @default.
- W1988858501 hasRelatedWork W1983529203 @default.
- W1988858501 hasRelatedWork W2023505575 @default.
- W1988858501 hasRelatedWork W2100495790 @default.
- W1988858501 hasRelatedWork W2115316748 @default.
- W1988858501 hasRelatedWork W2144110639 @default.
- W1988858501 hasRelatedWork W2391224155 @default.
- W1988858501 hasRelatedWork W987201201 @default.