Matches in SemOpenAlex for { <https://semopenalex.org/work/W2011635167> ?p ?o ?g. }
Showing items 1 to 79 of
79
with 100 items per page.
- W2011635167 endingPage "129" @default.
- W2011635167 startingPage "113" @default.
- W2011635167 abstract "We consider the problem of verification and testing of architectural timing models (timers) coded to predict cycles-per-instruction (CPI) performance of advanced CMOS superscalar (RISC) processors. Such timers are used for pre-hardware performance analysis and prediction. As such, these software models play a vital role in processor performance tuning as well as application-based competitive analysis, years before actual product availability. One of the key problems facing a designer, modeler, or application analyst who uses such a tool is to understand how accurate the model is, in terms of the actual design. In contrast to functional simulators, there is no direct way of testing timers in the classical sense, since the “correct” execution time (in cycles) of a program on the machine model under test is not directly known or computable from equations, truth tables, or other formal specifications. Ultimate validation (or invalidation) of such models can be achieved under actual hardware availability, by direct comparisons against measured performance. However, deferring validation solely to that stage would do little to achieve the overall purpose of accurate pre-hardware analysis, tuning, and projection. We describe a multilevel validation method which has been used successfully to transform evolving timers into highly accurate pre-hardware models. In this paper, we focus primarily on the following aspects of the methodology: a) establishment of cause-effect relationships in terms of model defects and the associated fault signatures; b) derivation of application-based test loop kernels to verify steady-state (periodic) behavior of pipeline flow, against analytically predicted signatures; and c) derivation of synthetic test cases to verify the “core” parameters characterizing the pipeline-level machine organization as implemented in the timer model. The basic tenets of the theory and its application are described in the context of an example processor, comparable in complexity to an advanced member of the PowerPC™ 6XX processor family." @default.
- W2011635167 created "2016-06-24" @default.
- W2011635167 creator A5009866527 @default.
- W2011635167 creator A5052698089 @default.
- W2011635167 date "1995-01-01" @default.
- W2011635167 modified "2023-09-26" @default.
- W2011635167 title "Architectural timing verification of CMOS RISC processors" @default.
- W2011635167 cites W1522888794 @default.
- W2011635167 cites W190170772 @default.
- W2011635167 cites W2040768315 @default.
- W2011635167 cites W2098076619 @default.
- W2011635167 cites W2098452744 @default.
- W2011635167 cites W2123914963 @default.
- W2011635167 cites W2127187606 @default.
- W2011635167 cites W2137281639 @default.
- W2011635167 cites W2137687267 @default.
- W2011635167 cites W2139473030 @default.
- W2011635167 cites W2141946177 @default.
- W2011635167 cites W2149012462 @default.
- W2011635167 cites W2162858914 @default.
- W2011635167 cites W2171392339 @default.
- W2011635167 cites W2542684619 @default.
- W2011635167 cites W2803770365 @default.
- W2011635167 doi "https://doi.org/10.1147/rd.391.0113" @default.
- W2011635167 hasPublicationYear "1995" @default.
- W2011635167 type Work @default.
- W2011635167 sameAs 2011635167 @default.
- W2011635167 citedByCount "8" @default.
- W2011635167 countsByYear W20116351672017 @default.
- W2011635167 crossrefType "journal-article" @default.
- W2011635167 hasAuthorship W2011635167A5009866527 @default.
- W2011635167 hasAuthorship W2011635167A5052698089 @default.
- W2011635167 hasConcept C111919701 @default.
- W2011635167 hasConcept C118524514 @default.
- W2011635167 hasConcept C126298526 @default.
- W2011635167 hasConcept C149635348 @default.
- W2011635167 hasConcept C168522837 @default.
- W2011635167 hasConcept C173608175 @default.
- W2011635167 hasConcept C199360897 @default.
- W2011635167 hasConcept C202491316 @default.
- W2011635167 hasConcept C26517878 @default.
- W2011635167 hasConcept C2777904410 @default.
- W2011635167 hasConcept C41008148 @default.
- W2011635167 hasConcept C43521106 @default.
- W2011635167 hasConcept C9390403 @default.
- W2011635167 hasConceptScore W2011635167C111919701 @default.
- W2011635167 hasConceptScore W2011635167C118524514 @default.
- W2011635167 hasConceptScore W2011635167C126298526 @default.
- W2011635167 hasConceptScore W2011635167C149635348 @default.
- W2011635167 hasConceptScore W2011635167C168522837 @default.
- W2011635167 hasConceptScore W2011635167C173608175 @default.
- W2011635167 hasConceptScore W2011635167C199360897 @default.
- W2011635167 hasConceptScore W2011635167C202491316 @default.
- W2011635167 hasConceptScore W2011635167C26517878 @default.
- W2011635167 hasConceptScore W2011635167C2777904410 @default.
- W2011635167 hasConceptScore W2011635167C41008148 @default.
- W2011635167 hasConceptScore W2011635167C43521106 @default.
- W2011635167 hasConceptScore W2011635167C9390403 @default.
- W2011635167 hasIssue "1.2" @default.
- W2011635167 hasLocation W20116351671 @default.
- W2011635167 hasOpenAccess W2011635167 @default.
- W2011635167 hasPrimaryLocation W20116351671 @default.
- W2011635167 hasRelatedWork W2039534605 @default.
- W2011635167 hasRelatedWork W2101340408 @default.
- W2011635167 hasRelatedWork W2103962833 @default.
- W2011635167 hasRelatedWork W2150776253 @default.
- W2011635167 hasRelatedWork W2944556210 @default.
- W2011635167 hasRelatedWork W2967119129 @default.
- W2011635167 hasRelatedWork W4310584696 @default.
- W2011635167 hasRelatedWork W4312999050 @default.
- W2011635167 hasRelatedWork W4313492162 @default.
- W2011635167 hasRelatedWork W2510306697 @default.
- W2011635167 hasVolume "39" @default.
- W2011635167 isParatext "false" @default.
- W2011635167 isRetracted "false" @default.
- W2011635167 magId "2011635167" @default.
- W2011635167 workType "article" @default.