FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2011989862> ?p ?o ?g. }

• W2011989862 abstract "Notice of Violation of IEEE Publication Principles<BR><BR>Time Minimization of hybrid BIST for systems-on-chip<BR>by I. Popa, D. Cazacu<BR>in the 31st International Spring Seminar on Electronics Technology (ISSE 2008), 2008, pp. 153 - 158<BR><BR>After careful and considered review of the content and authorship of this paper by a duly constituted expert committee, this paper has been found to be in violation of IEEE's Publication Principles.<BR><BR>This paper contains significant portions of original text from the paper cited below. The original text was copied with insufficient attribution (including appropriate references to the original author(s) and/or paper title) and without permission.<BR><BR>Due to the nature of this violation, reasonable effort should be made to remove all past references to this paper, and future references should be made to the following article:<BR><BR>Test Time Minimization for Hybrid BIST of Core-Based Systems<BR>by Gert Jervan, Petru Eles, Zebo Peng, Raimun Ubar, Maksim Jenihhin<BR>in the 12th IEEE Asian Test Symposium (ATS03), 2003, pp. 318 - 323<BR><BR <br/> In this paper, we concentrate on hybrid BIST optimization for multi-core designs. As total cost minimization for multi-core systems is an extremely complex problem and is rarely used in reality, the main emphasis here is on test time minimization under memory constraints with different test architectures. The memory constraints can be seen as limitations of on-chip memory or ATE memory, where the deterministic test set will be stored, and therefore with high practical importance. We will concentrate on one large classes of test architectures and we assume that every core is equipped with its own pseudorandom pattern generator and only deterministic patterns have to be transported to the cores. For this architecture we will describe test-per-clock as well as test-per-scan application schemes." @default.
• W2011989862 created "2016-06-24" @default.
• W2011989862 creator A5011212121 @default.
• W2011989862 creator A5019930167 @default.
• W2011989862 date "2008-05-01" @default.
• W2011989862 modified "2023-10-14" @default.
• W2011989862 title "Notice of Violation of IEEE Publication Principles: Time minimization of hybrid BIST for systems-on-chip" @default.
• W2011989862 cites W1515082873 @default.
• W2011989862 cites W197391467 @default.
• W2011989862 cites W2097162292 @default.
• W2011989862 cites W2099638568 @default.
• W2011989862 cites W2102785866 @default.
• W2011989862 cites W2171695647 @default.
• W2011989862 doi "https://doi.org/10.1109/isse.2008.5276515" @default.
• W2011989862 hasPublicationYear "2008" @default.
• W2011989862 type Work @default.
• W2011989862 sameAs 2011989862 @default.
• W2011989862 citedByCount "3" @default.
• W2011989862 countsByYear W20119898622012 @default.
• W2011989862 countsByYear W20119898622016 @default.
• W2011989862 crossrefType "proceedings-article" @default.
• W2011989862 hasAuthorship W2011989862A5011212121 @default.
• W2011989862 hasAuthorship W2011989862A5019930167 @default.
• W2011989862 hasConcept C147764199 @default.
• W2011989862 hasConcept C149635348 @default.
• W2011989862 hasConcept C151730666 @default.
• W2011989862 hasConcept C165005293 @default.
• W2011989862 hasConcept C173608175 @default.
• W2011989862 hasConcept C17744445 @default.
• W2011989862 hasConcept C199360897 @default.
• W2011989862 hasConcept C199539241 @default.
• W2011989862 hasConcept C2777267654 @default.
• W2011989862 hasConcept C2779089604 @default.
• W2011989862 hasConcept C2779913896 @default.
• W2011989862 hasConcept C41008148 @default.
• W2011989862 hasConcept C76155785 @default.
• W2011989862 hasConcept C86803240 @default.
• W2011989862 hasConceptScore W2011989862C147764199 @default.
• W2011989862 hasConceptScore W2011989862C149635348 @default.
• W2011989862 hasConceptScore W2011989862C151730666 @default.
• W2011989862 hasConceptScore W2011989862C165005293 @default.
• W2011989862 hasConceptScore W2011989862C173608175 @default.
• W2011989862 hasConceptScore W2011989862C17744445 @default.
• W2011989862 hasConceptScore W2011989862C199360897 @default.
• W2011989862 hasConceptScore W2011989862C199539241 @default.
• W2011989862 hasConceptScore W2011989862C2777267654 @default.
• W2011989862 hasConceptScore W2011989862C2779089604 @default.
• W2011989862 hasConceptScore W2011989862C2779913896 @default.
• W2011989862 hasConceptScore W2011989862C41008148 @default.
• W2011989862 hasConceptScore W2011989862C76155785 @default.
• W2011989862 hasConceptScore W2011989862C86803240 @default.
• W2011989862 hasLocation W20119898621 @default.
• W2011989862 hasOpenAccess W2011989862 @default.
• W2011989862 hasPrimaryLocation W20119898621 @default.
• W2011989862 hasRelatedWork W1554976062 @default.
• W2011989862 hasRelatedWork W1595746898 @default.
• W2011989862 hasRelatedWork W1638471614 @default.
• W2011989862 hasRelatedWork W1892475202 @default.
• W2011989862 hasRelatedWork W1989497520 @default.
• W2011989862 hasRelatedWork W2053902844 @default.
• W2011989862 hasRelatedWork W2080806970 @default.
• W2011989862 hasRelatedWork W2160730496 @default.
• W2011989862 hasRelatedWork W2559476009 @default.
• W2011989862 hasRelatedWork W2992170625 @default.
• W2011989862 isParatext "false" @default.
• W2011989862 isRetracted "false" @default.
• W2011989862 magId "2011989862" @default.
• W2011989862 workType "article" @default.