Matches in SemOpenAlex for { <https://semopenalex.org/work/W2015184411> ?p ?o ?g. }
- W2015184411 abstract "DDR4 SDRAM is expected to realize low power consumption and high bandwidth using a 1.2V nominal supply voltage and to be a cost-effective solution for various applications. In this paper, bank group architecture, internal reference voltage level (IVREF) and pre-emphasis to overcome conventional operating frequency range are presented. CS_n to command/address latency (CAL), data bus inversion (DBI) and ×4 half-page architecture are introduced to reduce current consumption. Cyclic redundancy check (CRC) and command and address (CA) parity are adopted to check transmission errors in high bandwidth. Also, read CRC with DBI is calculated in parallel to mitigate calculation time and area penalty. Consequently, our 2Gb DDR4 SDRAM achieves 2.4Gb/s data rate at 1.0V supply voltage." @default.
- W2015184411 created "2016-06-24" @default.
- W2015184411 creator A5002379134 @default.
- W2015184411 creator A5005604351 @default.
- W2015184411 creator A5005751198 @default.
- W2015184411 creator A5007291907 @default.
- W2015184411 creator A5008073904 @default.
- W2015184411 creator A5018672599 @default.
- W2015184411 creator A5018685460 @default.
- W2015184411 creator A5021338560 @default.
- W2015184411 creator A5027710398 @default.
- W2015184411 creator A5037950533 @default.
- W2015184411 creator A5048329638 @default.
- W2015184411 creator A5050397602 @default.
- W2015184411 creator A5059033375 @default.
- W2015184411 creator A5065755141 @default.
- W2015184411 creator A5072180895 @default.
- W2015184411 creator A5074704393 @default.
- W2015184411 creator A5076082641 @default.
- W2015184411 creator A5082529584 @default.
- W2015184411 creator A5084858059 @default.
- W2015184411 creator A5088932473 @default.
- W2015184411 creator A5091631096 @default.
- W2015184411 creator A5091646250 @default.
- W2015184411 date "2012-02-01" @default.
- W2015184411 modified "2023-10-17" @default.
- W2015184411 title "A 1.2V 38nm 2.4Gb/s/pin 2Gb DDR4 SDRAM with bank group and ×4 half-page architecture" @default.
- W2015184411 cites W1964108470 @default.
- W2015184411 cites W2103160198 @default.
- W2015184411 doi "https://doi.org/10.1109/isscc.2012.6176869" @default.
- W2015184411 hasPublicationYear "2012" @default.
- W2015184411 type Work @default.
- W2015184411 sameAs 2015184411 @default.
- W2015184411 citedByCount "10" @default.
- W2015184411 countsByYear W20151844112013 @default.
- W2015184411 countsByYear W20151844112014 @default.
- W2015184411 countsByYear W20151844112015 @default.
- W2015184411 countsByYear W20151844112016 @default.
- W2015184411 countsByYear W20151844112017 @default.
- W2015184411 countsByYear W20151844112018 @default.
- W2015184411 countsByYear W20151844112023 @default.
- W2015184411 crossrefType "proceedings-article" @default.
- W2015184411 hasAuthorship W2015184411A5002379134 @default.
- W2015184411 hasAuthorship W2015184411A5005604351 @default.
- W2015184411 hasAuthorship W2015184411A5005751198 @default.
- W2015184411 hasAuthorship W2015184411A5007291907 @default.
- W2015184411 hasAuthorship W2015184411A5008073904 @default.
- W2015184411 hasAuthorship W2015184411A5018672599 @default.
- W2015184411 hasAuthorship W2015184411A5018685460 @default.
- W2015184411 hasAuthorship W2015184411A5021338560 @default.
- W2015184411 hasAuthorship W2015184411A5027710398 @default.
- W2015184411 hasAuthorship W2015184411A5037950533 @default.
- W2015184411 hasAuthorship W2015184411A5048329638 @default.
- W2015184411 hasAuthorship W2015184411A5050397602 @default.
- W2015184411 hasAuthorship W2015184411A5059033375 @default.
- W2015184411 hasAuthorship W2015184411A5065755141 @default.
- W2015184411 hasAuthorship W2015184411A5072180895 @default.
- W2015184411 hasAuthorship W2015184411A5074704393 @default.
- W2015184411 hasAuthorship W2015184411A5076082641 @default.
- W2015184411 hasAuthorship W2015184411A5082529584 @default.
- W2015184411 hasAuthorship W2015184411A5084858059 @default.
- W2015184411 hasAuthorship W2015184411A5088932473 @default.
- W2015184411 hasAuthorship W2015184411A5091631096 @default.
- W2015184411 hasAuthorship W2015184411A5091646250 @default.
- W2015184411 hasConcept C100800780 @default.
- W2015184411 hasConcept C119599485 @default.
- W2015184411 hasConcept C121332964 @default.
- W2015184411 hasConcept C123657996 @default.
- W2015184411 hasConcept C127413603 @default.
- W2015184411 hasConcept C142362112 @default.
- W2015184411 hasConcept C149635348 @default.
- W2015184411 hasConcept C153349607 @default.
- W2015184411 hasConcept C163258240 @default.
- W2015184411 hasConcept C165801399 @default.
- W2015184411 hasConcept C189930140 @default.
- W2015184411 hasConcept C2776257435 @default.
- W2015184411 hasConcept C2984118289 @default.
- W2015184411 hasConcept C31258907 @default.
- W2015184411 hasConcept C41008148 @default.
- W2015184411 hasConcept C62520636 @default.
- W2015184411 hasConcept C76155785 @default.
- W2015184411 hasConcept C82876162 @default.
- W2015184411 hasConcept C9390403 @default.
- W2015184411 hasConcept C98986596 @default.
- W2015184411 hasConceptScore W2015184411C100800780 @default.
- W2015184411 hasConceptScore W2015184411C119599485 @default.
- W2015184411 hasConceptScore W2015184411C121332964 @default.
- W2015184411 hasConceptScore W2015184411C123657996 @default.
- W2015184411 hasConceptScore W2015184411C127413603 @default.
- W2015184411 hasConceptScore W2015184411C142362112 @default.
- W2015184411 hasConceptScore W2015184411C149635348 @default.
- W2015184411 hasConceptScore W2015184411C153349607 @default.
- W2015184411 hasConceptScore W2015184411C163258240 @default.
- W2015184411 hasConceptScore W2015184411C165801399 @default.
- W2015184411 hasConceptScore W2015184411C189930140 @default.
- W2015184411 hasConceptScore W2015184411C2776257435 @default.
- W2015184411 hasConceptScore W2015184411C2984118289 @default.
- W2015184411 hasConceptScore W2015184411C31258907 @default.
- W2015184411 hasConceptScore W2015184411C41008148 @default.
- W2015184411 hasConceptScore W2015184411C62520636 @default.