Matches in SemOpenAlex for { <https://semopenalex.org/work/W2015286265> ?p ?o ?g. }
- W2015286265 endingPage "315" @default.
- W2015286265 startingPage "301" @default.
- W2015286265 abstract "A large increase of the number of devices integrated in a single chip in conjunction with the significant demands of modern applications for performance has led the designers to a system development methodology based on integrating multiple pre-verified intellectual property cores . Yet, design productivity requirements push designers to focus on key micro-architectural solutions to manage more efficiently the scaling of multi-core SoCs as well as to increase the degree of design automation, particularly as rapid prototyping using reconfigurable computing is becoming mainstream. In this paper we present a novel interconnect architecture based on optimized components to efficiently manage SoCs that follow either a multi-core based approach or are built to support SIMD-style applications that can exploit the processing power of a pool of hardware resources; first we analyze the design of a crossbar featuring shared-memory combined input-crosspoint buffering as a solution for efficient implementation of on-chip interconnection; second we describe the design of a load-balancer featuring configurable proportional allocation of on-chip resources and in-order delivery as a solution for efficient scheduling and execution of processing tasks. The main focus of the paper is to describe and evaluate the mechanisms designed to distribute and manage data transfers so as to implement an efficient interconnection of the integrated cores and control access to available (either on-chip or off-chip) resources for the implementation of a number of embedded systems and applications . Each of these challenges is handled by the proposed architecture in an efficient way in terms of performance, cost in silicon and flexibility." @default.
- W2015286265 created "2016-06-24" @default.
- W2015286265 creator A5001630802 @default.
- W2015286265 creator A5055270120 @default.
- W2015286265 date "2010-11-01" @default.
- W2015286265 modified "2023-09-24" @default.
- W2015286265 title "Design and implementation of high-speed buffered crossbars with efficient load balancing for multi-core SoCs" @default.
- W2015286265 cites W1495359568 @default.
- W2015286265 cites W1501077214 @default.
- W2015286265 cites W1513716704 @default.
- W2015286265 cites W170689621 @default.
- W2015286265 cites W1847506639 @default.
- W2015286265 cites W1946139549 @default.
- W2015286265 cites W1962981917 @default.
- W2015286265 cites W1968910987 @default.
- W2015286265 cites W1969899927 @default.
- W2015286265 cites W2004606690 @default.
- W2015286265 cites W2018941311 @default.
- W2015286265 cites W2021581933 @default.
- W2015286265 cites W2044829853 @default.
- W2015286265 cites W2048192045 @default.
- W2015286265 cites W2067692201 @default.
- W2015286265 cites W2072163596 @default.
- W2015286265 cites W2077556206 @default.
- W2015286265 cites W2102058700 @default.
- W2015286265 cites W2115452265 @default.
- W2015286265 cites W2119677480 @default.
- W2015286265 cites W2120655454 @default.
- W2015286265 cites W2121335693 @default.
- W2015286265 cites W2121523570 @default.
- W2015286265 cites W2121727820 @default.
- W2015286265 cites W2123967556 @default.
- W2015286265 cites W2133111499 @default.
- W2015286265 cites W2134131177 @default.
- W2015286265 cites W2140064132 @default.
- W2015286265 cites W2153549440 @default.
- W2015286265 cites W2154460420 @default.
- W2015286265 cites W2155597158 @default.
- W2015286265 cites W2160642395 @default.
- W2015286265 cites W2161773701 @default.
- W2015286265 cites W2162660599 @default.
- W2015286265 cites W2163377814 @default.
- W2015286265 cites W2169856608 @default.
- W2015286265 cites W2170152604 @default.
- W2015286265 cites W3169463464 @default.
- W2015286265 cites W8216210 @default.
- W2015286265 doi "https://doi.org/10.1016/j.micpro.2010.06.002" @default.
- W2015286265 hasPublicationYear "2010" @default.
- W2015286265 type Work @default.
- W2015286265 sameAs 2015286265 @default.
- W2015286265 citedByCount "1" @default.
- W2015286265 crossrefType "journal-article" @default.
- W2015286265 hasAuthorship W2015286265A5001630802 @default.
- W2015286265 hasAuthorship W2015286265A5055270120 @default.
- W2015286265 hasConcept C111919701 @default.
- W2015286265 hasConcept C118021083 @default.
- W2015286265 hasConcept C118524514 @default.
- W2015286265 hasConcept C123745756 @default.
- W2015286265 hasConcept C149635348 @default.
- W2015286265 hasConcept C162324750 @default.
- W2015286265 hasConcept C165696696 @default.
- W2015286265 hasConcept C173608175 @default.
- W2015286265 hasConcept C206729178 @default.
- W2015286265 hasConcept C21547014 @default.
- W2015286265 hasConcept C26517878 @default.
- W2015286265 hasConcept C29984679 @default.
- W2015286265 hasConcept C31258907 @default.
- W2015286265 hasConcept C38652104 @default.
- W2015286265 hasConcept C41008148 @default.
- W2015286265 hasConcept C76155785 @default.
- W2015286265 hasConcept C78766204 @default.
- W2015286265 hasConceptScore W2015286265C111919701 @default.
- W2015286265 hasConceptScore W2015286265C118021083 @default.
- W2015286265 hasConceptScore W2015286265C118524514 @default.
- W2015286265 hasConceptScore W2015286265C123745756 @default.
- W2015286265 hasConceptScore W2015286265C149635348 @default.
- W2015286265 hasConceptScore W2015286265C162324750 @default.
- W2015286265 hasConceptScore W2015286265C165696696 @default.
- W2015286265 hasConceptScore W2015286265C173608175 @default.
- W2015286265 hasConceptScore W2015286265C206729178 @default.
- W2015286265 hasConceptScore W2015286265C21547014 @default.
- W2015286265 hasConceptScore W2015286265C26517878 @default.
- W2015286265 hasConceptScore W2015286265C29984679 @default.
- W2015286265 hasConceptScore W2015286265C31258907 @default.
- W2015286265 hasConceptScore W2015286265C38652104 @default.
- W2015286265 hasConceptScore W2015286265C41008148 @default.
- W2015286265 hasConceptScore W2015286265C76155785 @default.
- W2015286265 hasConceptScore W2015286265C78766204 @default.
- W2015286265 hasIssue "7-8" @default.
- W2015286265 hasLocation W20152862651 @default.
- W2015286265 hasOpenAccess W2015286265 @default.
- W2015286265 hasPrimaryLocation W20152862651 @default.
- W2015286265 hasRelatedWork W1501748118 @default.
- W2015286265 hasRelatedWork W1646161576 @default.
- W2015286265 hasRelatedWork W2040753687 @default.
- W2015286265 hasRelatedWork W2099993311 @default.
- W2015286265 hasRelatedWork W2107534566 @default.
- W2015286265 hasRelatedWork W2118050502 @default.