Matches in SemOpenAlex for { <https://semopenalex.org/work/W2017524030> ?p ?o ?g. }
Showing items 1 to 82 of
82
with 100 items per page.
- W2017524030 abstract "This paper presents a multi-language framework to FPGA hardware development which aims to satisfy the dual requirement of high-level hardware design and efficient hardware implementation. The central idea of this framework is the integration of different hardware languages in a way that harnesses the best features of each language. This is illustrated in this paper by the integration of two hardware languages in the form of HIDE: a structured hardware language which provides more abstract and elegant hardware descriptions and compositions than are possible in traditional hardware description languages such as VHDL or Verilog, and Handel-C: an ANSI C-like hardware language which allows software and hardware engineers alike to target FPGAs from high-level algorithmic descriptions. On the one hand, HIDE has proven to be very successful in the description and generation of highly optimised parameterisable FPGA circuits from geometric descriptions. On the other hand, Handel-C has also proven to be very successful in the rapid design and prototyping of FPGA circuits from algorithmic application descriptions. The proposed integrated framework hence harnesses HIDE for the generation of highly optimised circuits for regular parts of algorithms, while Handel-C is used as a top-level design language from which HIDE functionality is dynamically invoked. The overall message of this paper posits that there need not be an exclusive choice between different hardware design flows. Rather, an integrated framework where different design flows can seamlessly interoperate should be adopted. Although the idea might seem simple prima facie, it could have serious implications on the design of future generations of hardware languages." @default.
- W2017524030 created "2016-06-24" @default.
- W2017524030 creator A5018835565 @default.
- W2017524030 creator A5021372614 @default.
- W2017524030 creator A5041797098 @default.
- W2017524030 date "2007-04-01" @default.
- W2017524030 modified "2023-10-14" @default.
- W2017524030 title "Efficient FPGA hardware development: A multi-language approach" @default.
- W2017524030 cites W1506895845 @default.
- W2017524030 cites W1587217691 @default.
- W2017524030 cites W1669383326 @default.
- W2017524030 cites W1968603320 @default.
- W2017524030 cites W1992263450 @default.
- W2017524030 cites W2017656802 @default.
- W2017524030 cites W2079194190 @default.
- W2017524030 cites W2081758231 @default.
- W2017524030 cites W2089455422 @default.
- W2017524030 cites W2112985988 @default.
- W2017524030 cites W2154774499 @default.
- W2017524030 cites W2156253418 @default.
- W2017524030 cites W2536760170 @default.
- W2017524030 doi "https://doi.org/10.1016/j.sysarc.2006.09.010" @default.
- W2017524030 hasPublicationYear "2007" @default.
- W2017524030 type Work @default.
- W2017524030 sameAs 2017524030 @default.
- W2017524030 citedByCount "7" @default.
- W2017524030 countsByYear W20175240302013 @default.
- W2017524030 countsByYear W20175240302015 @default.
- W2017524030 countsByYear W20175240302019 @default.
- W2017524030 crossrefType "journal-article" @default.
- W2017524030 hasAuthorship W2017524030A5018835565 @default.
- W2017524030 hasAuthorship W2017524030A5021372614 @default.
- W2017524030 hasAuthorship W2017524030A5041797098 @default.
- W2017524030 hasConcept C111472728 @default.
- W2017524030 hasConcept C118524514 @default.
- W2017524030 hasConcept C138885662 @default.
- W2017524030 hasConcept C149635348 @default.
- W2017524030 hasConcept C161394538 @default.
- W2017524030 hasConcept C199360897 @default.
- W2017524030 hasConcept C2777904410 @default.
- W2017524030 hasConcept C2779030575 @default.
- W2017524030 hasConcept C2780586882 @default.
- W2017524030 hasConcept C36941000 @default.
- W2017524030 hasConcept C41008148 @default.
- W2017524030 hasConcept C42143788 @default.
- W2017524030 hasConcept C42935608 @default.
- W2017524030 hasConcept C548595372 @default.
- W2017524030 hasConcept C65232700 @default.
- W2017524030 hasConcept C9390403 @default.
- W2017524030 hasConceptScore W2017524030C111472728 @default.
- W2017524030 hasConceptScore W2017524030C118524514 @default.
- W2017524030 hasConceptScore W2017524030C138885662 @default.
- W2017524030 hasConceptScore W2017524030C149635348 @default.
- W2017524030 hasConceptScore W2017524030C161394538 @default.
- W2017524030 hasConceptScore W2017524030C199360897 @default.
- W2017524030 hasConceptScore W2017524030C2777904410 @default.
- W2017524030 hasConceptScore W2017524030C2779030575 @default.
- W2017524030 hasConceptScore W2017524030C2780586882 @default.
- W2017524030 hasConceptScore W2017524030C36941000 @default.
- W2017524030 hasConceptScore W2017524030C41008148 @default.
- W2017524030 hasConceptScore W2017524030C42143788 @default.
- W2017524030 hasConceptScore W2017524030C42935608 @default.
- W2017524030 hasConceptScore W2017524030C548595372 @default.
- W2017524030 hasConceptScore W2017524030C65232700 @default.
- W2017524030 hasConceptScore W2017524030C9390403 @default.
- W2017524030 hasLocation W20175240301 @default.
- W2017524030 hasOpenAccess W2017524030 @default.
- W2017524030 hasPrimaryLocation W20175240301 @default.
- W2017524030 hasRelatedWork W1508811950 @default.
- W2017524030 hasRelatedWork W1995086248 @default.
- W2017524030 hasRelatedWork W2002703587 @default.
- W2017524030 hasRelatedWork W2063534976 @default.
- W2017524030 hasRelatedWork W2182474451 @default.
- W2017524030 hasRelatedWork W2284838239 @default.
- W2017524030 hasRelatedWork W2380210889 @default.
- W2017524030 hasRelatedWork W2616418345 @default.
- W2017524030 hasRelatedWork W2980006224 @default.
- W2017524030 hasRelatedWork W3166559827 @default.
- W2017524030 isParatext "false" @default.
- W2017524030 isRetracted "false" @default.
- W2017524030 magId "2017524030" @default.
- W2017524030 workType "article" @default.