FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2018094038> ?p ?o ?g. }

• W2018094038 endingPage "342" @default.
• W2018094038 startingPage "319" @default.
• W2018094038 abstract "The commitment of microprocessor-based system configurations to detailed logic design and breadboard fabrication traditionally results in a costly development cycle. This paper reports on the use of a computer design high-order-language (HOL) to simulate micro-computer functional elements, “macromodules”, at the register level, and verify the timing and interface requirements for a family of microcomputer configurations. The definitions of these microcomputer macromodules (i. e., microprocessors, memories, and input-output interface modules) was the outcome of requirements derived through previous system analyses and simulation work, reported in References 1 through 5, sponsored by the Office of Naval Research.Of the several choices of computer architecture simulation/emulation methods available (References 6 through 11), the technique adopted provided the necessary level of simulation required to verify the timing, interface and data flow within and between macromodules in the family, for subsequent system performance simulations.Further, the discrete logic, module-level simulation work described formed the necessary link between system design and ultimate hardware description for a low-cost, step-by-step design process. Writing and executing the module simulations provided a disciplined approach to hardware design, since all aspects of the components had to be implemented in order to follow and time the flow of data through any given microcomputer configuration. Lastly, since the language used was the most practical available language, its strengths and weaknesses were determined in the context of state-of-the-art LSI technology." @default.
• W2018094038 created "2016-06-24" @default.
• W2018094038 creator A5035127838 @default.
• W2018094038 creator A5037115433 @default.
• W2018094038 creator A5086461531 @default.
• W2018094038 date "1978-03-15" @default.
• W2018094038 modified "2023-09-27" @default.
• W2018094038 title "Simulating modular microcomputers" @default.
• W2018094038 cites W147666288 @default.
• W2018094038 cites W1628021717 @default.
• W2018094038 cites W1996897268 @default.
• W2018094038 cites W2022153702 @default.
• W2018094038 cites W2023734963 @default.
• W2018094038 cites W2047520162 @default.
• W2018094038 cites W49485426 @default.
• W2018094038 doi "https://doi.org/10.5555/800245.807339" @default.
• W2018094038 hasPublicationYear "1978" @default.
• W2018094038 type Work @default.
• W2018094038 sameAs 2018094038 @default.
• W2018094038 citedByCount "1" @default.
• W2018094038 crossrefType "proceedings-article" @default.
• W2018094038 hasAuthorship W2018094038A5035127838 @default.
• W2018094038 hasAuthorship W2018094038A5037115433 @default.
• W2018094038 hasAuthorship W2018094038A5086461531 @default.
• W2018094038 hasConcept C101468663 @default.
• W2018094038 hasConcept C111919701 @default.
• W2018094038 hasConcept C113843644 @default.
• W2018094038 hasConcept C11413529 @default.
• W2018094038 hasConcept C118524514 @default.
• W2018094038 hasConcept C119599485 @default.
• W2018094038 hasConcept C127413603 @default.
• W2018094038 hasConcept C129307140 @default.
• W2018094038 hasConcept C131017901 @default.
• W2018094038 hasConcept C132090242 @default.
• W2018094038 hasConcept C14116294 @default.
• W2018094038 hasConcept C141218545 @default.
• W2018094038 hasConcept C149635348 @default.
• W2018094038 hasConcept C149810388 @default.
• W2018094038 hasConcept C151730666 @default.
• W2018094038 hasConcept C157915830 @default.
• W2018094038 hasConcept C157922185 @default.
• W2018094038 hasConcept C162324750 @default.
• W2018094038 hasConcept C165005293 @default.
• W2018094038 hasConcept C168065819 @default.
• W2018094038 hasConcept C199360897 @default.
• W2018094038 hasConcept C2777904410 @default.
• W2018094038 hasConcept C2779343474 @default.
• W2018094038 hasConcept C2780728072 @default.
• W2018094038 hasConcept C34854456 @default.
• W2018094038 hasConcept C37135326 @default.
• W2018094038 hasConcept C41008148 @default.
• W2018094038 hasConcept C42143788 @default.
• W2018094038 hasConcept C42935608 @default.
• W2018094038 hasConcept C44154836 @default.
• W2018094038 hasConcept C50522688 @default.
• W2018094038 hasConcept C64859876 @default.
• W2018094038 hasConcept C76155785 @default.
• W2018094038 hasConcept C86803240 @default.
• W2018094038 hasConcept C94115699 @default.
• W2018094038 hasConcept C98045186 @default.
• W2018094038 hasConceptScore W2018094038C101468663 @default.
• W2018094038 hasConceptScore W2018094038C111919701 @default.
• W2018094038 hasConceptScore W2018094038C113843644 @default.
• W2018094038 hasConceptScore W2018094038C11413529 @default.
• W2018094038 hasConceptScore W2018094038C118524514 @default.
• W2018094038 hasConceptScore W2018094038C119599485 @default.
• W2018094038 hasConceptScore W2018094038C127413603 @default.
• W2018094038 hasConceptScore W2018094038C129307140 @default.
• W2018094038 hasConceptScore W2018094038C131017901 @default.
• W2018094038 hasConceptScore W2018094038C132090242 @default.
• W2018094038 hasConceptScore W2018094038C14116294 @default.
• W2018094038 hasConceptScore W2018094038C141218545 @default.
• W2018094038 hasConceptScore W2018094038C149635348 @default.
• W2018094038 hasConceptScore W2018094038C149810388 @default.
• W2018094038 hasConceptScore W2018094038C151730666 @default.
• W2018094038 hasConceptScore W2018094038C157915830 @default.
• W2018094038 hasConceptScore W2018094038C157922185 @default.
• W2018094038 hasConceptScore W2018094038C162324750 @default.
• W2018094038 hasConceptScore W2018094038C165005293 @default.
• W2018094038 hasConceptScore W2018094038C168065819 @default.
• W2018094038 hasConceptScore W2018094038C199360897 @default.
• W2018094038 hasConceptScore W2018094038C2777904410 @default.
• W2018094038 hasConceptScore W2018094038C2779343474 @default.
• W2018094038 hasConceptScore W2018094038C2780728072 @default.
• W2018094038 hasConceptScore W2018094038C34854456 @default.
• W2018094038 hasConceptScore W2018094038C37135326 @default.
• W2018094038 hasConceptScore W2018094038C41008148 @default.
• W2018094038 hasConceptScore W2018094038C42143788 @default.
• W2018094038 hasConceptScore W2018094038C42935608 @default.
• W2018094038 hasConceptScore W2018094038C44154836 @default.
• W2018094038 hasConceptScore W2018094038C50522688 @default.
• W2018094038 hasConceptScore W2018094038C64859876 @default.
• W2018094038 hasConceptScore W2018094038C76155785 @default.
• W2018094038 hasConceptScore W2018094038C86803240 @default.
• W2018094038 hasConceptScore W2018094038C94115699 @default.
• W2018094038 hasConceptScore W2018094038C98045186 @default.
• W2018094038 hasLocation W20180940381 @default.
• W2018094038 hasOpenAccess W2018094038 @default.

• next