Matches in SemOpenAlex for { <https://semopenalex.org/work/W2024893432> ?p ?o ?g. }
Showing items 1 to 80 of
80
with 100 items per page.
- W2024893432 abstract "Tunnel-FETs (TFETs) have been studied extensively as a replacement for MOSFETs in the supply voltage regime below V <inf xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink>DD</inf> = 0.3 V [1]. Due to the TFET ability for offering inverse subthreshold slopes SS below 60 mV/dec, these devices are promising candidates for power efficient integrated circuits. Extensive research has been carried out on the characteristics of single TFET devices [2][3] and first inverter structures have been realized as demonstration of simple logic circuits [4][5][6]. In this work, we present TFET logic circuits based on gate-all-around (GAA) Si nanowire (NW) array TFETs showing small SS and high I <inf xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink>on</inf> of 39 μA/μm at V <inf xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink>DD</inf> = −1 V. This comparably high performance in Si TFETs was realized by a source formation via silicidation and dopant segregation. Using these devices inverters based on p-TFET logic and for the first time TFET NAND gates are demonstrated experimentally. The logic gates operate at ultra-low supply voltages down to V <inf xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink>DD</inf> = 0.15 V." @default.
- W2024893432 created "2016-06-24" @default.
- W2024893432 creator A5019891361 @default.
- W2024893432 creator A5026637132 @default.
- W2024893432 creator A5028926659 @default.
- W2024893432 creator A5037261108 @default.
- W2024893432 creator A5056864953 @default.
- W2024893432 creator A5069370882 @default.
- W2024893432 creator A5088961629 @default.
- W2024893432 creator A5089760121 @default.
- W2024893432 date "2014-06-01" @default.
- W2024893432 modified "2023-10-18" @default.
- W2024893432 title "Experimental demonstration of inverter and NAND operation in p-TFET logic at ultra-low supply voltages down to V<inf>DD</inf> = 0.15 V" @default.
- W2024893432 cites W2009624223 @default.
- W2024893432 cites W2032197740 @default.
- W2024893432 cites W2060612942 @default.
- W2024893432 doi "https://doi.org/10.1109/drc.2014.6872281" @default.
- W2024893432 hasPublicationYear "2014" @default.
- W2024893432 type Work @default.
- W2024893432 sameAs 2024893432 @default.
- W2024893432 citedByCount "4" @default.
- W2024893432 countsByYear W20248934322015 @default.
- W2024893432 countsByYear W20248934322017 @default.
- W2024893432 countsByYear W20248934322018 @default.
- W2024893432 crossrefType "proceedings-article" @default.
- W2024893432 hasAuthorship W2024893432A5019891361 @default.
- W2024893432 hasAuthorship W2024893432A5026637132 @default.
- W2024893432 hasAuthorship W2024893432A5028926659 @default.
- W2024893432 hasAuthorship W2024893432A5037261108 @default.
- W2024893432 hasAuthorship W2024893432A5056864953 @default.
- W2024893432 hasAuthorship W2024893432A5069370882 @default.
- W2024893432 hasAuthorship W2024893432A5088961629 @default.
- W2024893432 hasAuthorship W2024893432A5089760121 @default.
- W2024893432 hasConcept C10418432 @default.
- W2024893432 hasConcept C11190779 @default.
- W2024893432 hasConcept C119599485 @default.
- W2024893432 hasConcept C121332964 @default.
- W2024893432 hasConcept C124296912 @default.
- W2024893432 hasConcept C126445297 @default.
- W2024893432 hasConcept C127413603 @default.
- W2024893432 hasConcept C131017901 @default.
- W2024893432 hasConcept C134146338 @default.
- W2024893432 hasConcept C165801399 @default.
- W2024893432 hasConcept C172385210 @default.
- W2024893432 hasConcept C184720557 @default.
- W2024893432 hasConcept C27050352 @default.
- W2024893432 hasConcept C41008148 @default.
- W2024893432 hasConcept C49040817 @default.
- W2024893432 hasConceptScore W2024893432C10418432 @default.
- W2024893432 hasConceptScore W2024893432C11190779 @default.
- W2024893432 hasConceptScore W2024893432C119599485 @default.
- W2024893432 hasConceptScore W2024893432C121332964 @default.
- W2024893432 hasConceptScore W2024893432C124296912 @default.
- W2024893432 hasConceptScore W2024893432C126445297 @default.
- W2024893432 hasConceptScore W2024893432C127413603 @default.
- W2024893432 hasConceptScore W2024893432C131017901 @default.
- W2024893432 hasConceptScore W2024893432C134146338 @default.
- W2024893432 hasConceptScore W2024893432C165801399 @default.
- W2024893432 hasConceptScore W2024893432C172385210 @default.
- W2024893432 hasConceptScore W2024893432C184720557 @default.
- W2024893432 hasConceptScore W2024893432C27050352 @default.
- W2024893432 hasConceptScore W2024893432C41008148 @default.
- W2024893432 hasConceptScore W2024893432C49040817 @default.
- W2024893432 hasLocation W20248934321 @default.
- W2024893432 hasOpenAccess W2024893432 @default.
- W2024893432 hasPrimaryLocation W20248934321 @default.
- W2024893432 hasRelatedWork W1991961037 @default.
- W2024893432 hasRelatedWork W1996743178 @default.
- W2024893432 hasRelatedWork W2024893432 @default.
- W2024893432 hasRelatedWork W2082018612 @default.
- W2024893432 hasRelatedWork W2104104191 @default.
- W2024893432 hasRelatedWork W2159679627 @default.
- W2024893432 hasRelatedWork W2180089987 @default.
- W2024893432 hasRelatedWork W2376165157 @default.
- W2024893432 hasRelatedWork W2557332076 @default.
- W2024893432 hasRelatedWork W4200292742 @default.
- W2024893432 isParatext "false" @default.
- W2024893432 isRetracted "false" @default.
- W2024893432 magId "2024893432" @default.
- W2024893432 workType "article" @default.