Matches in SemOpenAlex for { <https://semopenalex.org/work/W2076288052> ?p ?o ?g. }
Showing items 1 to 86 of
86
with 100 items per page.
- W2076288052 abstract "Low-k<SUB>1</SUB> imaging, high-NA optics, pattern collapse, and the absorption of resist materials in 157-nm and EUV lithographies are driving down the thickness of the photoresist layer in integrated circuit fabrication processes. Although devices and test structures have been successfully fabricated with resist films thinner than 160 nm on various levels, the fabrication of working devices with high yield using ultrathin resist (UTR) integrations on multiple device layers has yet to be demonstrated. In the present work, gates have been patterned with 140-nm thick resist films with 10-15 defects per wafer, none of which are specific to the UTR process. Similar UTR gates were also patterned over 80-nm steps with no defects associated with the topography. The UTR NMOS transistors in this work have 10 pA/micrometers leakage and 400 (mu) A/micrometers drive currents, but the PMOS transistors do not perform as well. The line-edge roughness (LER) is 5-8 nm 3(sigma) depending upon exposure mask (binary vs. PSM) and substrate. Etching into 100 nm of crystalline Si reduces the LER to 4-7 nm 3(sigma) . The power spectral densities of the roughness have a Lorentzian shape, and most of the roughness occurs over length scales larger than 100 nm. Contact chains with electrical characteristics comparable to standard processes were fabricated with 120-nm thick resist films. Polysilicon as thick as 150 nm was etched successfully with 80-nm thick resist films and hardmasks." @default.
- W2076288052 created "2016-06-24" @default.
- W2076288052 creator A5019091215 @default.
- W2076288052 creator A5039617283 @default.
- W2076288052 creator A5043875192 @default.
- W2076288052 creator A5066426854 @default.
- W2076288052 creator A5070444895 @default.
- W2076288052 creator A5077726432 @default.
- W2076288052 creator A5083382856 @default.
- W2076288052 creator A5089948718 @default.
- W2076288052 date "2002-07-15" @default.
- W2076288052 modified "2023-09-23" @default.
- W2076288052 title "Integration of UTR processes into MPU IC manufacturing flows" @default.
- W2076288052 doi "https://doi.org/10.1117/12.474226" @default.
- W2076288052 hasPublicationYear "2002" @default.
- W2076288052 type Work @default.
- W2076288052 sameAs 2076288052 @default.
- W2076288052 citedByCount "6" @default.
- W2076288052 crossrefType "proceedings-article" @default.
- W2076288052 hasAuthorship W2076288052A5019091215 @default.
- W2076288052 hasAuthorship W2076288052A5039617283 @default.
- W2076288052 hasAuthorship W2076288052A5043875192 @default.
- W2076288052 hasAuthorship W2076288052A5066426854 @default.
- W2076288052 hasAuthorship W2076288052A5070444895 @default.
- W2076288052 hasAuthorship W2076288052A5077726432 @default.
- W2076288052 hasAuthorship W2076288052A5083382856 @default.
- W2076288052 hasAuthorship W2076288052A5089948718 @default.
- W2076288052 hasConcept C100460472 @default.
- W2076288052 hasConcept C105487726 @default.
- W2076288052 hasConcept C107365816 @default.
- W2076288052 hasConcept C120665830 @default.
- W2076288052 hasConcept C121332964 @default.
- W2076288052 hasConcept C134406635 @default.
- W2076288052 hasConcept C136525101 @default.
- W2076288052 hasConcept C142724271 @default.
- W2076288052 hasConcept C159985019 @default.
- W2076288052 hasConcept C160671074 @default.
- W2076288052 hasConcept C165801399 @default.
- W2076288052 hasConcept C171250308 @default.
- W2076288052 hasConcept C172385210 @default.
- W2076288052 hasConcept C192562407 @default.
- W2076288052 hasConcept C204223013 @default.
- W2076288052 hasConcept C204787440 @default.
- W2076288052 hasConcept C2779227376 @default.
- W2076288052 hasConcept C49040817 @default.
- W2076288052 hasConcept C53524968 @default.
- W2076288052 hasConcept C62520636 @default.
- W2076288052 hasConcept C71924100 @default.
- W2076288052 hasConceptScore W2076288052C100460472 @default.
- W2076288052 hasConceptScore W2076288052C105487726 @default.
- W2076288052 hasConceptScore W2076288052C107365816 @default.
- W2076288052 hasConceptScore W2076288052C120665830 @default.
- W2076288052 hasConceptScore W2076288052C121332964 @default.
- W2076288052 hasConceptScore W2076288052C134406635 @default.
- W2076288052 hasConceptScore W2076288052C136525101 @default.
- W2076288052 hasConceptScore W2076288052C142724271 @default.
- W2076288052 hasConceptScore W2076288052C159985019 @default.
- W2076288052 hasConceptScore W2076288052C160671074 @default.
- W2076288052 hasConceptScore W2076288052C165801399 @default.
- W2076288052 hasConceptScore W2076288052C171250308 @default.
- W2076288052 hasConceptScore W2076288052C172385210 @default.
- W2076288052 hasConceptScore W2076288052C192562407 @default.
- W2076288052 hasConceptScore W2076288052C204223013 @default.
- W2076288052 hasConceptScore W2076288052C204787440 @default.
- W2076288052 hasConceptScore W2076288052C2779227376 @default.
- W2076288052 hasConceptScore W2076288052C49040817 @default.
- W2076288052 hasConceptScore W2076288052C53524968 @default.
- W2076288052 hasConceptScore W2076288052C62520636 @default.
- W2076288052 hasConceptScore W2076288052C71924100 @default.
- W2076288052 hasLocation W20762880521 @default.
- W2076288052 hasOpenAccess W2076288052 @default.
- W2076288052 hasPrimaryLocation W20762880521 @default.
- W2076288052 hasRelatedWork W191031690 @default.
- W2076288052 hasRelatedWork W2041615145 @default.
- W2076288052 hasRelatedWork W2057092444 @default.
- W2076288052 hasRelatedWork W2069371907 @default.
- W2076288052 hasRelatedWork W2070089925 @default.
- W2076288052 hasRelatedWork W2150695081 @default.
- W2076288052 hasRelatedWork W2375668898 @default.
- W2076288052 hasRelatedWork W2781516831 @default.
- W2076288052 hasRelatedWork W3013964603 @default.
- W2076288052 hasRelatedWork W4321517524 @default.
- W2076288052 isParatext "false" @default.
- W2076288052 isRetracted "false" @default.
- W2076288052 magId "2076288052" @default.
- W2076288052 workType "article" @default.