FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2078837501> ?p ?o ?g. }

• W2078837501 abstract "A gate array has a great advantage in that the extra cost required for customizing VLSI masks is low and the lead time needed to obtain an ASIC is short. Hence, it is widely and generally used in the ASIC industry as a major semicustomized VLSI design methodology. This paper presents high-density RAM/ROM macros using memory-oriented CMOS gate-array base cells. The metatile methodology along with a hierarchical verification technique is used for macro design; all the interconnection wires needed to generate a RAM/ROM macro are installed in each physical leaf cell by way of preparation. The macro size is configurable regarding both word count and bit width. Moreover, back annotations after generating a macro are not necessary because there are no unknown factors such as parasitic resistance and/or capacitance. To reduce the power consumption of RAM/ROM macros, six narrow-channel MOSFETs (two pMOSs and four nMOSs) are prepared in the base cell, resulting in a new 10-transistor-type base cell. Using one single base cell, we can implement an SRAM cell (up to two ports), a 4-bit ROM cell, or a 2-input logic gate. When designing the ROM cell, we adopt a double-rail bitline scheme to shorten the bitline delay. Another high-speed technique is to use a new current-mirror sense amplifier. Owing to the high sensitivity (47 mV) of this amplifier, we have successfully reduced the required read bitline signal from 300 to 100 mVpp. With regards to layout techniques, we propose a new high-density address decoder using a subdecoder and complex logic gates. In addition, some verification techniques using phantom base cells are devised. These techniques are confirmed with a gate-array RAM/ROM macro test chip fabricated with a 0.6- $mu text{m}$ low cost, CMOS process. With a two-port SRAM with 256 cells/bitline, the address access time under typical conditions of 3.3 V and 25 °C is 7.125 ns and the power-supply current at a 40-MHz operation is 3.8 mA for an I/O-data width of 1 bit." @default.
• W2078837501 created "2016-06-24" @default.
• W2078837501 creator A5011457705 @default.
• W2078837501 creator A5037293364 @default.
• W2078837501 date "2015-08-01" @default.
• W2078837501 modified "2023-09-27" @default.
• W2078837501 title "High-Density RAM/ROM Macros Using CMOS Gate-Array Base Cells: Hierarchical Verification Technique for Reducing Design Cost" @default.
• W2078837501 cites W1527645624 @default.
• W2078837501 cites W1533087512 @default.
• W2078837501 cites W1632725962 @default.
• W2078837501 cites W1844567777 @default.
• W2078837501 cites W1982757128 @default.
• W2078837501 cites W1997027527 @default.
• W2078837501 cites W2001894083 @default.
• W2078837501 cites W2003644260 @default.
• W2078837501 cites W2030423646 @default.
• W2078837501 cites W2032963257 @default.
• W2078837501 cites W2052389663 @default.
• W2078837501 cites W2071870540 @default.
• W2078837501 cites W2078043934 @default.
• W2078837501 cites W2098264411 @default.
• W2078837501 cites W2109531912 @default.
• W2078837501 cites W2118304747 @default.
• W2078837501 cites W2121938580 @default.
• W2078837501 cites W2128085968 @default.
• W2078837501 cites W2131779457 @default.
• W2078837501 cites W2137042751 @default.
• W2078837501 cites W2142718365 @default.
• W2078837501 cites W2184755715 @default.
• W2078837501 cites W436750969 @default.
• W2078837501 doi "https://doi.org/10.1109/tvlsi.2014.2341352" @default.
• W2078837501 hasPublicationYear "2015" @default.
• W2078837501 type Work @default.
• W2078837501 sameAs 2078837501 @default.
• W2078837501 citedByCount "5" @default.
• W2078837501 countsByYear W20788375012016 @default.
• W2078837501 countsByYear W20788375012017 @default.
• W2078837501 countsByYear W20788375012018 @default.
• W2078837501 countsByYear W20788375012019 @default.
• W2078837501 crossrefType "journal-article" @default.
• W2078837501 hasAuthorship W2078837501A5011457705 @default.
• W2078837501 hasAuthorship W2078837501A5037293364 @default.
• W2078837501 hasConcept C114237110 @default.
• W2078837501 hasConcept C119599485 @default.
• W2078837501 hasConcept C127413603 @default.
• W2078837501 hasConcept C14580979 @default.
• W2078837501 hasConcept C149635348 @default.
• W2078837501 hasConcept C166955791 @default.
• W2078837501 hasConcept C199360897 @default.
• W2078837501 hasConcept C24326235 @default.
• W2078837501 hasConcept C32666082 @default.
• W2078837501 hasConcept C41008148 @default.
• W2078837501 hasConcept C42935608 @default.
• W2078837501 hasConcept C46362747 @default.
• W2078837501 hasConcept C530198007 @default.
• W2078837501 hasConcept C77390884 @default.
• W2078837501 hasConcept C78401558 @default.
• W2078837501 hasConcept C9390403 @default.
• W2078837501 hasConcept C98986596 @default.
• W2078837501 hasConceptScore W2078837501C114237110 @default.
• W2078837501 hasConceptScore W2078837501C119599485 @default.
• W2078837501 hasConceptScore W2078837501C127413603 @default.
• W2078837501 hasConceptScore W2078837501C14580979 @default.
• W2078837501 hasConceptScore W2078837501C149635348 @default.
• W2078837501 hasConceptScore W2078837501C166955791 @default.
• W2078837501 hasConceptScore W2078837501C199360897 @default.
• W2078837501 hasConceptScore W2078837501C24326235 @default.
• W2078837501 hasConceptScore W2078837501C32666082 @default.
• W2078837501 hasConceptScore W2078837501C41008148 @default.
• W2078837501 hasConceptScore W2078837501C42935608 @default.
• W2078837501 hasConceptScore W2078837501C46362747 @default.
• W2078837501 hasConceptScore W2078837501C530198007 @default.
• W2078837501 hasConceptScore W2078837501C77390884 @default.
• W2078837501 hasConceptScore W2078837501C78401558 @default.
• W2078837501 hasConceptScore W2078837501C9390403 @default.
• W2078837501 hasConceptScore W2078837501C98986596 @default.
• W2078837501 hasLocation W20788375011 @default.
• W2078837501 hasOpenAccess W2078837501 @default.
• W2078837501 hasPrimaryLocation W20788375011 @default.
• W2078837501 hasRelatedWork W1564329521 @default.
• W2078837501 hasRelatedWork W1596582994 @default.
• W2078837501 hasRelatedWork W1967107549 @default.
• W2078837501 hasRelatedWork W1998334532 @default.
• W2078837501 hasRelatedWork W2008362573 @default.
• W2078837501 hasRelatedWork W2026052914 @default.
• W2078837501 hasRelatedWork W2064682919 @default.
• W2078837501 hasRelatedWork W2072397728 @default.
• W2078837501 hasRelatedWork W2083981845 @default.
• W2078837501 hasRelatedWork W2114326283 @default.
• W2078837501 hasRelatedWork W2118418885 @default.
• W2078837501 hasRelatedWork W2131341755 @default.
• W2078837501 hasRelatedWork W2143002600 @default.
• W2078837501 hasRelatedWork W2143435678 @default.
• W2078837501 hasRelatedWork W2146108515 @default.
• W2078837501 hasRelatedWork W2149247174 @default.
• W2078837501 hasRelatedWork W2156382948 @default.
• W2078837501 hasRelatedWork W2532051723 @default.
• W2078837501 hasRelatedWork W2547996157 @default.
• W2078837501 hasRelatedWork W2562399749 @default.
• W2078837501 isParatext "false" @default.

• next