Matches in SemOpenAlex for { <https://semopenalex.org/work/W2079427072> ?p ?o ?g. }
Showing items 1 to 72 of
72
with 100 items per page.
- W2079427072 endingPage "336" @default.
- W2079427072 startingPage "319" @default.
- W2079427072 abstract "The performance of signal-processing algorithms implemented in hardware depends on the efficiency of datapath, memory speed and address computation. Pattern of data access in signal-processing applications is complex and it is desirable to execute the innermost loop of a kernel in a single-clock cycle. This necessitates the generation of typically three addresses per clock: two addresses for data sample/coefficient and one for the storage of processed data. Most of the Reconfigurable Processors, designed for multimedia, focus on mapping the multimedia applications written in a high-level language directly on to the reconfigurable fabric, implying the use of same datapath resources for kernel processing and address generation. This results in inconsistent and non-optimal use of finite datapath resources. Presence of a set of dedicated, efficient Address Generator Units (AGUs) helps in better utilisation of the datapath elements by using them only for kernel operations; and will certainly enhance the performance. This article focuses on the design and application-specific integrated circuit implementation of address generators for complex addressing modes required by multimedia signal-processing kernels. A novel algorithm and hardware for AGU is developed for accessing data and coefficients in a bit-reversed order for fast Fourier transform kernel spanning over log 2 N stages, AGUs for zig-zag-ordered data access for entropy coding after Discrete Cosine Transform (DCT), convolution kernels with stored/streaming data, accessing data for motion estimation using the block-matching technique and other conventional addressing modes. When mapped to hardware, they scale linearly in gate complexity with increase in the size." @default.
- W2079427072 created "2016-06-24" @default.
- W2079427072 creator A5040122026 @default.
- W2079427072 creator A5065773156 @default.
- W2079427072 date "2013-03-01" @default.
- W2079427072 modified "2023-09-26" @default.
- W2079427072 title "Implementation of comprehensive address generator for digital signal processor" @default.
- W2079427072 cites W1885706698 @default.
- W2079427072 cites W1974887540 @default.
- W2079427072 cites W1980100300 @default.
- W2079427072 cites W1994043056 @default.
- W2079427072 cites W2023011817 @default.
- W2079427072 cites W2046320863 @default.
- W2079427072 cites W2082085231 @default.
- W2079427072 cites W2084240811 @default.
- W2079427072 cites W2100724742 @default.
- W2079427072 cites W2108168782 @default.
- W2079427072 cites W2115294662 @default.
- W2079427072 cites W2117583920 @default.
- W2079427072 cites W2140247972 @default.
- W2079427072 cites W2153279282 @default.
- W2079427072 cites W2159543785 @default.
- W2079427072 cites W2293877842 @default.
- W2079427072 cites W2497194079 @default.
- W2079427072 doi "https://doi.org/10.1080/00207217.2012.713009" @default.
- W2079427072 hasPublicationYear "2013" @default.
- W2079427072 type Work @default.
- W2079427072 sameAs 2079427072 @default.
- W2079427072 citedByCount "1" @default.
- W2079427072 countsByYear W20794270722015 @default.
- W2079427072 crossrefType "journal-article" @default.
- W2079427072 hasAuthorship W2079427072A5040122026 @default.
- W2079427072 hasAuthorship W2079427072A5065773156 @default.
- W2079427072 hasConcept C113775141 @default.
- W2079427072 hasConcept C114614502 @default.
- W2079427072 hasConcept C173608175 @default.
- W2079427072 hasConcept C2781198647 @default.
- W2079427072 hasConcept C33923547 @default.
- W2079427072 hasConcept C41008148 @default.
- W2079427072 hasConcept C74193536 @default.
- W2079427072 hasConcept C84462506 @default.
- W2079427072 hasConcept C9390403 @default.
- W2079427072 hasConceptScore W2079427072C113775141 @default.
- W2079427072 hasConceptScore W2079427072C114614502 @default.
- W2079427072 hasConceptScore W2079427072C173608175 @default.
- W2079427072 hasConceptScore W2079427072C2781198647 @default.
- W2079427072 hasConceptScore W2079427072C33923547 @default.
- W2079427072 hasConceptScore W2079427072C41008148 @default.
- W2079427072 hasConceptScore W2079427072C74193536 @default.
- W2079427072 hasConceptScore W2079427072C84462506 @default.
- W2079427072 hasConceptScore W2079427072C9390403 @default.
- W2079427072 hasIssue "3" @default.
- W2079427072 hasLocation W20794270721 @default.
- W2079427072 hasOpenAccess W2079427072 @default.
- W2079427072 hasPrimaryLocation W20794270721 @default.
- W2079427072 hasRelatedWork W1543528465 @default.
- W2079427072 hasRelatedWork W1950903045 @default.
- W2079427072 hasRelatedWork W2054875092 @default.
- W2079427072 hasRelatedWork W2112803738 @default.
- W2079427072 hasRelatedWork W2117014006 @default.
- W2079427072 hasRelatedWork W2217238069 @default.
- W2079427072 hasRelatedWork W2367718038 @default.
- W2079427072 hasRelatedWork W2624440775 @default.
- W2079427072 hasRelatedWork W3180138673 @default.
- W2079427072 hasRelatedWork W4250047567 @default.
- W2079427072 hasVolume "100" @default.
- W2079427072 isParatext "false" @default.
- W2079427072 isRetracted "false" @default.
- W2079427072 magId "2079427072" @default.
- W2079427072 workType "article" @default.