Matches in SemOpenAlex for { <https://semopenalex.org/work/W2085203709> ?p ?o ?g. }
Showing items 1 to 69 of
69
with 100 items per page.
- W2085203709 abstract "Field-Programmable Technology (FPT) describes those electronic systems where the hardware as well as the software can be programmed on an application by application basis. Field Programmable Gate Arrays (FPGAs) represent the most common form of FPT, widely used in applications such as signal and image processing, telecommunications and computer networking. FPT continues to intrigue researchers; current research ranges from transistor-level programmable logic, through to high performance applications, and encompasses the design methodologies and design tools needed for such systems. In “Reconfigurable Blocks Based on Balanced Ternary,” Paul Beckett and Tayab Memon describe a new programmable logic block which takes advantage of some of the unique characteristics of Silicon-onInsulator in order to deliver balanced ternary (−1,0,+1) logic functions and memory cells. In “Using Data Contention in Dual-ported Memories for Security Applications”, Tim Guneysu investigates the problem of how to protect design IP in a technology where hardware programs are difficult to secure. His paper explores device-specific behaviour during write collisions in dual-port FPGA memories to support IP protection. For embedded systems that use floating point arithmetic, the choice has been fast hardware or slow software implementations. In “Improving Floating-Point Performance in Less Area: Fractured Floating Point Units (FFPUs),” Neil Hockert and Katherine Compton look at partial hardware support for floating point, which gives better performance than software floating point, and lower area than a full hardware unit. As logic circuits get larger, the time for physical design at logic level discourages broad exploration of high-level architectural design alternatives. In “Rapid Synthesis and Simulation of Computational Ciruits in an MPPA,” David Grant, Graeme Smecher, Guy Lemieux and Rosemary Francis present a tool flow (RVETool) for rapidly compiling computational circuits into a Massively Parallel Processor Array. In “Automated Mapping of the MapReduce Pattern onto Parallel Computing Platforms,” Qiang Lie, Tim Todman, Wayne Luk and George Constantinides explore using FPGAs effectively for large computational problems. Having identified that many applications use a “MapReduce” computational pattern, they develop a L. Shannon (*) School of Engineering Science, Simon Fraser University, Burnaby, Canada e-mail: lshannon@ensc.sfu.ca" @default.
- W2085203709 created "2016-06-24" @default.
- W2085203709 creator A5050570259 @default.
- W2085203709 creator A5062627025 @default.
- W2085203709 creator A5084619663 @default.
- W2085203709 date "2011-12-30" @default.
- W2085203709 modified "2023-09-26" @default.
- W2085203709 title "Guest Editorial: Field-Programmable Technology" @default.
- W2085203709 doi "https://doi.org/10.1007/s11265-011-0653-3" @default.
- W2085203709 hasPublicationYear "2011" @default.
- W2085203709 type Work @default.
- W2085203709 sameAs 2085203709 @default.
- W2085203709 citedByCount "0" @default.
- W2085203709 crossrefType "journal-article" @default.
- W2085203709 hasAuthorship W2085203709A5050570259 @default.
- W2085203709 hasAuthorship W2085203709A5062627025 @default.
- W2085203709 hasAuthorship W2085203709A5084619663 @default.
- W2085203709 hasBestOaLocation W20852037091 @default.
- W2085203709 hasConcept C111919701 @default.
- W2085203709 hasConcept C149635348 @default.
- W2085203709 hasConcept C206274596 @default.
- W2085203709 hasConcept C2524010 @default.
- W2085203709 hasConcept C2777210771 @default.
- W2085203709 hasConcept C2777904410 @default.
- W2085203709 hasConcept C2778325283 @default.
- W2085203709 hasConcept C33923547 @default.
- W2085203709 hasConcept C41008148 @default.
- W2085203709 hasConcept C42935608 @default.
- W2085203709 hasConcept C84211073 @default.
- W2085203709 hasConcept C9390403 @default.
- W2085203709 hasConceptScore W2085203709C111919701 @default.
- W2085203709 hasConceptScore W2085203709C149635348 @default.
- W2085203709 hasConceptScore W2085203709C206274596 @default.
- W2085203709 hasConceptScore W2085203709C2524010 @default.
- W2085203709 hasConceptScore W2085203709C2777210771 @default.
- W2085203709 hasConceptScore W2085203709C2777904410 @default.
- W2085203709 hasConceptScore W2085203709C2778325283 @default.
- W2085203709 hasConceptScore W2085203709C33923547 @default.
- W2085203709 hasConceptScore W2085203709C41008148 @default.
- W2085203709 hasConceptScore W2085203709C42935608 @default.
- W2085203709 hasConceptScore W2085203709C84211073 @default.
- W2085203709 hasConceptScore W2085203709C9390403 @default.
- W2085203709 hasLocation W20852037091 @default.
- W2085203709 hasOpenAccess W2085203709 @default.
- W2085203709 hasPrimaryLocation W20852037091 @default.
- W2085203709 hasRelatedWork W1607340007 @default.
- W2085203709 hasRelatedWork W1981021564 @default.
- W2085203709 hasRelatedWork W1985156014 @default.
- W2085203709 hasRelatedWork W2010227273 @default.
- W2085203709 hasRelatedWork W2012490862 @default.
- W2085203709 hasRelatedWork W201351520 @default.
- W2085203709 hasRelatedWork W2035180097 @default.
- W2085203709 hasRelatedWork W2044313319 @default.
- W2085203709 hasRelatedWork W2056486477 @default.
- W2085203709 hasRelatedWork W2106925566 @default.
- W2085203709 hasRelatedWork W2138486284 @default.
- W2085203709 hasRelatedWork W2143261129 @default.
- W2085203709 hasRelatedWork W2144127604 @default.
- W2085203709 hasRelatedWork W2185138046 @default.
- W2085203709 hasRelatedWork W2724799850 @default.
- W2085203709 hasRelatedWork W2743149186 @default.
- W2085203709 hasRelatedWork W2772034915 @default.
- W2085203709 hasRelatedWork W2964355492 @default.
- W2085203709 hasRelatedWork W3023163613 @default.
- W2085203709 hasRelatedWork W3154811273 @default.
- W2085203709 isParatext "false" @default.
- W2085203709 isRetracted "false" @default.
- W2085203709 magId "2085203709" @default.
- W2085203709 workType "editorial" @default.