Matches in SemOpenAlex for { <https://semopenalex.org/work/W2103011017> ?p ?o ?g. }
- W2103011017 endingPage "1447" @default.
- W2103011017 startingPage "1436" @default.
- W2103011017 abstract "The digital delay-locked loop (DLL) with racing mode and the countered column address strobe (CAS) latency controller are proposed in this paper. The dual-DLL architecture with racing operation is adopted to achieve low power consumption, low jitter, fast locking, wide range of locking, and stuck-free control. The merged dual coarse delay line (MDCDL) reduces the dynamic power consumption of a variable delay line by 30% by sharing a part of the delay line path in DLL. In addition, jitter is reduced by 45 ps in the 1066-DDR3 operating mode by MDCDL. The proposed DLL utilizes an or-and functioned duty cycle corrector (or-and DCC), which consumes 15% of DLL's power, 0.915 pJ/Hz at <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink><tex Notation=TeX>${rm tCK}= {hbox {1.5 ns}}$</tex></formula> and <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink> <tex Notation=TeX>${rm VDD}=hbox{1.575 V}$</tex></formula> . The countered CAS latency controller (CCLC) saves IDD3N current because it does not need a DLL clock and does not need to be activated for IDD3N (active non-power down) state. The DLL clock is enabled and CCLC is activated only when the read command is issued. This operation condition saves the IDD3N current by 60% with the proposed DLL. The proposed DLL is employed in 128 <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink> <tex Notation=TeX>$~$</tex></formula> M <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink><tex Notation=TeX>$times$</tex></formula> 8 <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink><tex Notation=TeX>$~$</tex></formula> DDR3 SDRAM and 64 M <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink> <tex Notation=TeX>$times$</tex></formula> 16 DDR3 SDRAM. The former and the latter are fabricated by 5 <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink><tex Notation=TeX>$times$</tex> </formula> nm and by 4 <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink><tex Notation=TeX>$times$</tex> </formula> nm DRAM process technology, respectively. Experimental results show that <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink><tex Notation=TeX>$pm$</tex></formula> 10% duty error of the external clock can be corrected to within <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink> <tex Notation=TeX>$pm$</tex></formula> 2% duty error in less than 512 cycles of locking time under 1.5 ns of tCK. The proposed DLL and CCLC can operate above 1.0-GHz operating frequency at 1.2 V in 5 <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink> <tex Notation=TeX>$times$</tex></formula> nm DDR3 SDRAM and at 1.0 V in 4 <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink><tex Notation=TeX>$times$</tex></formula> nm DDR3 SDRAM, respectively. The proposed DLL fabricated with 4 <formula formulatype=inline xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink> <tex Notation=TeX>$times$</tex></formula> nm technology consumes 6.1 pJ/Hz at 1.575 V." @default.
- W2103011017 created "2016-06-24" @default.
- W2103011017 creator A5002092043 @default.
- W2103011017 creator A5005751198 @default.
- W2103011017 creator A5011170222 @default.
- W2103011017 creator A5011649304 @default.
- W2103011017 creator A5017158830 @default.
- W2103011017 creator A5020588795 @default.
- W2103011017 creator A5021567917 @default.
- W2103011017 creator A5031072628 @default.
- W2103011017 creator A5037950533 @default.
- W2103011017 creator A5046877113 @default.
- W2103011017 creator A5052695892 @default.
- W2103011017 creator A5056962236 @default.
- W2103011017 creator A5058287337 @default.
- W2103011017 creator A5059033375 @default.
- W2103011017 creator A5060460992 @default.
- W2103011017 creator A5066438220 @default.
- W2103011017 creator A5077029142 @default.
- W2103011017 creator A5081221518 @default.
- W2103011017 creator A5087202382 @default.
- W2103011017 date "2012-06-01" @default.
- W2103011017 modified "2023-09-27" @default.
- W2103011017 title "A 1.0-ns/1.0-V Delay-Locked Loop With Racing Mode and Countered CAS Latency Controller for DRAM Interfaces" @default.
- W2103011017 cites W1974775547 @default.
- W2103011017 cites W2003471437 @default.
- W2103011017 cites W2039285258 @default.
- W2103011017 cites W2043037338 @default.
- W2103011017 cites W2110921254 @default.
- W2103011017 cites W2126227985 @default.
- W2103011017 cites W2132455089 @default.
- W2103011017 cites W2148375888 @default.
- W2103011017 cites W2160173333 @default.
- W2103011017 cites W2161518222 @default.
- W2103011017 doi "https://doi.org/10.1109/jssc.2012.2191027" @default.
- W2103011017 hasPublicationYear "2012" @default.
- W2103011017 type Work @default.
- W2103011017 sameAs 2103011017 @default.
- W2103011017 citedByCount "26" @default.
- W2103011017 countsByYear W21030110172013 @default.
- W2103011017 countsByYear W21030110172014 @default.
- W2103011017 countsByYear W21030110172015 @default.
- W2103011017 countsByYear W21030110172016 @default.
- W2103011017 countsByYear W21030110172017 @default.
- W2103011017 countsByYear W21030110172020 @default.
- W2103011017 countsByYear W21030110172021 @default.
- W2103011017 countsByYear W21030110172022 @default.
- W2103011017 crossrefType "journal-article" @default.
- W2103011017 hasAuthorship W2103011017A5002092043 @default.
- W2103011017 hasAuthorship W2103011017A5005751198 @default.
- W2103011017 hasAuthorship W2103011017A5011170222 @default.
- W2103011017 hasAuthorship W2103011017A5011649304 @default.
- W2103011017 hasAuthorship W2103011017A5017158830 @default.
- W2103011017 hasAuthorship W2103011017A5020588795 @default.
- W2103011017 hasAuthorship W2103011017A5021567917 @default.
- W2103011017 hasAuthorship W2103011017A5031072628 @default.
- W2103011017 hasAuthorship W2103011017A5037950533 @default.
- W2103011017 hasAuthorship W2103011017A5046877113 @default.
- W2103011017 hasAuthorship W2103011017A5052695892 @default.
- W2103011017 hasAuthorship W2103011017A5056962236 @default.
- W2103011017 hasAuthorship W2103011017A5058287337 @default.
- W2103011017 hasAuthorship W2103011017A5059033375 @default.
- W2103011017 hasAuthorship W2103011017A5060460992 @default.
- W2103011017 hasAuthorship W2103011017A5066438220 @default.
- W2103011017 hasAuthorship W2103011017A5077029142 @default.
- W2103011017 hasAuthorship W2103011017A5081221518 @default.
- W2103011017 hasAuthorship W2103011017A5087202382 @default.
- W2103011017 hasConcept C100800780 @default.
- W2103011017 hasConcept C121332964 @default.
- W2103011017 hasConcept C12707504 @default.
- W2103011017 hasConcept C134652429 @default.
- W2103011017 hasConcept C163258240 @default.
- W2103011017 hasConcept C190462668 @default.
- W2103011017 hasConcept C203479927 @default.
- W2103011017 hasConcept C2984118289 @default.
- W2103011017 hasConcept C41008148 @default.
- W2103011017 hasConcept C62520636 @default.
- W2103011017 hasConcept C6557445 @default.
- W2103011017 hasConcept C76155785 @default.
- W2103011017 hasConcept C82876162 @default.
- W2103011017 hasConcept C86803240 @default.
- W2103011017 hasConcept C9390403 @default.
- W2103011017 hasConcept C98986596 @default.
- W2103011017 hasConceptScore W2103011017C100800780 @default.
- W2103011017 hasConceptScore W2103011017C121332964 @default.
- W2103011017 hasConceptScore W2103011017C12707504 @default.
- W2103011017 hasConceptScore W2103011017C134652429 @default.
- W2103011017 hasConceptScore W2103011017C163258240 @default.
- W2103011017 hasConceptScore W2103011017C190462668 @default.
- W2103011017 hasConceptScore W2103011017C203479927 @default.
- W2103011017 hasConceptScore W2103011017C2984118289 @default.
- W2103011017 hasConceptScore W2103011017C41008148 @default.
- W2103011017 hasConceptScore W2103011017C62520636 @default.
- W2103011017 hasConceptScore W2103011017C6557445 @default.
- W2103011017 hasConceptScore W2103011017C76155785 @default.
- W2103011017 hasConceptScore W2103011017C82876162 @default.
- W2103011017 hasConceptScore W2103011017C86803240 @default.
- W2103011017 hasConceptScore W2103011017C9390403 @default.