Matches in SemOpenAlex for { <https://semopenalex.org/work/W2106443703> ?p ?o ?g. }
Showing items 1 to 73 of
73
with 100 items per page.
- W2106443703 abstract "Modern digital system designs have been predominantly software driven, using the hardware description languages. While there are many different types of the hardware description languages, the most commonly used are VHDL (very high-speed integrated circuit hardware description language) and the Verilog. Both lend themselves to the successful realizations of the digital systems. However, even the experienced designers are often confused about which one to use and their relative performance characteristics. The authors discuss the general features of both languages from a design standpoint. Also, VHDL and Verilog based coding are discussed and the design realizations and simulations of the results are presented. We present the case studies of fundamental digital units such as full adders, comparators, counters and shift registers and discuss the timing and other important aspects which can be integrated into the actual designs. Also, the authors present a working model for hardware realizations using the CPLD (complex programmable logic device) platforms of the software designs. While it is acceptable to functionally check the designs with simulations, in actual applications, there is a need for hardware realizations as well. There are instances where the program code is sequential and the simulation results are also sequential. However, with the present complexity of CPLDs, and FPGAs where some hardware elements can be synthesized in concurrence, there can be timing problems. The authors also examine such instances and provide an insight into the arbitration schemes for a reliable digital system realization." @default.
- W2106443703 created "2016-06-24" @default.
- W2106443703 creator A5041314577 @default.
- W2106443703 creator A5073805130 @default.
- W2106443703 date "2003-01-20" @default.
- W2106443703 modified "2023-09-26" @default.
- W2106443703 title "Correlating software modelling and hardware responses for VHDL and Verilog based designs" @default.
- W2106443703 doi "https://doi.org/10.1109/secon.1999.766105" @default.
- W2106443703 hasPublicationYear "2003" @default.
- W2106443703 type Work @default.
- W2106443703 sameAs 2106443703 @default.
- W2106443703 citedByCount "1" @default.
- W2106443703 countsByYear W21064437032019 @default.
- W2106443703 crossrefType "proceedings-article" @default.
- W2106443703 hasAuthorship W2106443703A5041314577 @default.
- W2106443703 hasAuthorship W2106443703A5073805130 @default.
- W2106443703 hasConcept C113775141 @default.
- W2106443703 hasConcept C11413529 @default.
- W2106443703 hasConcept C118524514 @default.
- W2106443703 hasConcept C131017901 @default.
- W2106443703 hasConcept C149635348 @default.
- W2106443703 hasConcept C157922185 @default.
- W2106443703 hasConcept C199360897 @default.
- W2106443703 hasConcept C2777904410 @default.
- W2106443703 hasConcept C2779030575 @default.
- W2106443703 hasConcept C34854456 @default.
- W2106443703 hasConcept C36941000 @default.
- W2106443703 hasConcept C41008148 @default.
- W2106443703 hasConcept C42143788 @default.
- W2106443703 hasConcept C42935608 @default.
- W2106443703 hasConcept C9390403 @default.
- W2106443703 hasConceptScore W2106443703C113775141 @default.
- W2106443703 hasConceptScore W2106443703C11413529 @default.
- W2106443703 hasConceptScore W2106443703C118524514 @default.
- W2106443703 hasConceptScore W2106443703C131017901 @default.
- W2106443703 hasConceptScore W2106443703C149635348 @default.
- W2106443703 hasConceptScore W2106443703C157922185 @default.
- W2106443703 hasConceptScore W2106443703C199360897 @default.
- W2106443703 hasConceptScore W2106443703C2777904410 @default.
- W2106443703 hasConceptScore W2106443703C2779030575 @default.
- W2106443703 hasConceptScore W2106443703C34854456 @default.
- W2106443703 hasConceptScore W2106443703C36941000 @default.
- W2106443703 hasConceptScore W2106443703C41008148 @default.
- W2106443703 hasConceptScore W2106443703C42143788 @default.
- W2106443703 hasConceptScore W2106443703C42935608 @default.
- W2106443703 hasConceptScore W2106443703C9390403 @default.
- W2106443703 hasLocation W21064437031 @default.
- W2106443703 hasOpenAccess W2106443703 @default.
- W2106443703 hasPrimaryLocation W21064437031 @default.
- W2106443703 hasRelatedWork W1502396914 @default.
- W2106443703 hasRelatedWork W1506895845 @default.
- W2106443703 hasRelatedWork W1546936894 @default.
- W2106443703 hasRelatedWork W1913214962 @default.
- W2106443703 hasRelatedWork W1925151292 @default.
- W2106443703 hasRelatedWork W1971607366 @default.
- W2106443703 hasRelatedWork W1981916297 @default.
- W2106443703 hasRelatedWork W1983394510 @default.
- W2106443703 hasRelatedWork W2039193071 @default.
- W2106443703 hasRelatedWork W2051491575 @default.
- W2106443703 hasRelatedWork W2064892006 @default.
- W2106443703 hasRelatedWork W2115658098 @default.
- W2106443703 hasRelatedWork W2117377735 @default.
- W2106443703 hasRelatedWork W2127058216 @default.
- W2106443703 hasRelatedWork W2165297456 @default.
- W2106443703 hasRelatedWork W2168113051 @default.
- W2106443703 hasRelatedWork W2178815085 @default.
- W2106443703 hasRelatedWork W2899726125 @default.
- W2106443703 hasRelatedWork W3200876981 @default.
- W2106443703 hasRelatedWork W575807604 @default.
- W2106443703 isParatext "false" @default.
- W2106443703 isRetracted "false" @default.
- W2106443703 magId "2106443703" @default.
- W2106443703 workType "article" @default.