Matches in SemOpenAlex for { <https://semopenalex.org/work/W2106572036> ?p ?o ?g. }
- W2106572036 abstract "The convergence and miniaturization of the consumer electronic products such as cell phones and digital cameras has led to the vertical integration of packages i.e., 3-D packaging. 3-D chip stacking is emerging as a powerful tool that satisfies such Integrated Circuit (IC) package requirements. 3-D technology is the trend for future electronics, especially hand-held, hence, making it an important research area. Due to high package density and chip-stacking on top of each other, heat dissipation from the stacked chips becomes a concern. To overcome these thermal challenges and provide better inter-chip and chip-substrate electrical connection, Through Silicon Via (TSV) technology is being implemented in 3-D electronics. TSV is one of the key enabling technologies for 3-D systems. TSVs allow 3-D chips to be interconnected directly and provide high speed signal processing. Electrical interconnection and heat dissipation improves with the number of TSVs. But, there is a trade-off; silicon efficiency of a 3-D package decreases with the TSV count. There are studies for thermo-mechanical analysis of TSVs both at wafer and package level but there is limited data on the electrical aspects of TSVs, i.e., effect of TSV temperature and layout/size on the interconnect delay. In this paper, interconnect delay is determined for various TSV configurations at the package level. Interconnect delay is primarily driven by the interconnect size and temperature. The objective of this work is to determine the optimal number/size of TSVs as a function of silicon efficiency, junction temperature and the interconnect delay. Chip real estate (CRE) - actual chip area available to lay down devices, is varied from 98% to 96% with an interval of 2% (2 cases). For each CRE case, sub-cases are formulated by varying the TSV count/size (keeping the CRE constant) and chip temperature and the interconnect delay is determined and compared. It is seen that for all the TSV configurations at constant CRE, the junction temperature remains constant, however the interconnect delay varies significantly. The work provides design guidelines based on CRE, junction temperature and the interconnect delay for varied applications in the electronics industry." @default.
- W2106572036 created "2016-06-24" @default.
- W2106572036 creator A5010025306 @default.
- W2106572036 creator A5026852990 @default.
- W2106572036 creator A5072129611 @default.
- W2106572036 creator A5080622960 @default.
- W2106572036 creator A5083043130 @default.
- W2106572036 date "2012-05-01" @default.
- W2106572036 modified "2023-10-12" @default.
- W2106572036 title "Parametric thermal analysis of TSVs in a 3-D module based on interconnect delay and silicon efficiency" @default.
- W2106572036 cites W1607939289 @default.
- W2106572036 cites W1998565870 @default.
- W2106572036 cites W2098906053 @default.
- W2106572036 cites W2108404864 @default.
- W2106572036 cites W2111596650 @default.
- W2106572036 cites W2122018048 @default.
- W2106572036 cites W2135146262 @default.
- W2106572036 cites W2138529436 @default.
- W2106572036 cites W2140513378 @default.
- W2106572036 cites W2150620980 @default.
- W2106572036 cites W2160422111 @default.
- W2106572036 cites W2171205096 @default.
- W2106572036 doi "https://doi.org/10.1109/itherm.2012.6231425" @default.
- W2106572036 hasPublicationYear "2012" @default.
- W2106572036 type Work @default.
- W2106572036 sameAs 2106572036 @default.
- W2106572036 citedByCount "2" @default.
- W2106572036 countsByYear W21065720362014 @default.
- W2106572036 countsByYear W21065720362016 @default.
- W2106572036 crossrefType "proceedings-article" @default.
- W2106572036 hasAuthorship W2106572036A5010025306 @default.
- W2106572036 hasAuthorship W2106572036A5026852990 @default.
- W2106572036 hasAuthorship W2106572036A5072129611 @default.
- W2106572036 hasAuthorship W2106572036A5080622960 @default.
- W2106572036 hasAuthorship W2106572036A5083043130 @default.
- W2106572036 hasConcept C111106434 @default.
- W2106572036 hasConcept C119599485 @default.
- W2106572036 hasConcept C123745756 @default.
- W2106572036 hasConcept C127413603 @default.
- W2106572036 hasConcept C138331895 @default.
- W2106572036 hasConcept C160671074 @default.
- W2106572036 hasConcept C162877825 @default.
- W2106572036 hasConcept C165013422 @default.
- W2106572036 hasConcept C171250308 @default.
- W2106572036 hasConcept C184788189 @default.
- W2106572036 hasConcept C192562407 @default.
- W2106572036 hasConcept C24326235 @default.
- W2106572036 hasConcept C2779227376 @default.
- W2106572036 hasConcept C41008148 @default.
- W2106572036 hasConcept C45632049 @default.
- W2106572036 hasConcept C49040817 @default.
- W2106572036 hasConcept C530198007 @default.
- W2106572036 hasConcept C57528182 @default.
- W2106572036 hasConcept C59088047 @default.
- W2106572036 hasConcept C68928338 @default.
- W2106572036 hasConcept C76155785 @default.
- W2106572036 hasConceptScore W2106572036C111106434 @default.
- W2106572036 hasConceptScore W2106572036C119599485 @default.
- W2106572036 hasConceptScore W2106572036C123745756 @default.
- W2106572036 hasConceptScore W2106572036C127413603 @default.
- W2106572036 hasConceptScore W2106572036C138331895 @default.
- W2106572036 hasConceptScore W2106572036C160671074 @default.
- W2106572036 hasConceptScore W2106572036C162877825 @default.
- W2106572036 hasConceptScore W2106572036C165013422 @default.
- W2106572036 hasConceptScore W2106572036C171250308 @default.
- W2106572036 hasConceptScore W2106572036C184788189 @default.
- W2106572036 hasConceptScore W2106572036C192562407 @default.
- W2106572036 hasConceptScore W2106572036C24326235 @default.
- W2106572036 hasConceptScore W2106572036C2779227376 @default.
- W2106572036 hasConceptScore W2106572036C41008148 @default.
- W2106572036 hasConceptScore W2106572036C45632049 @default.
- W2106572036 hasConceptScore W2106572036C49040817 @default.
- W2106572036 hasConceptScore W2106572036C530198007 @default.
- W2106572036 hasConceptScore W2106572036C57528182 @default.
- W2106572036 hasConceptScore W2106572036C59088047 @default.
- W2106572036 hasConceptScore W2106572036C68928338 @default.
- W2106572036 hasConceptScore W2106572036C76155785 @default.
- W2106572036 hasLocation W21065720361 @default.
- W2106572036 hasOpenAccess W2106572036 @default.
- W2106572036 hasPrimaryLocation W21065720361 @default.
- W2106572036 hasRelatedWork W168804664 @default.
- W2106572036 hasRelatedWork W1986613085 @default.
- W2106572036 hasRelatedWork W2019266502 @default.
- W2106572036 hasRelatedWork W2047611653 @default.
- W2106572036 hasRelatedWork W2058478452 @default.
- W2106572036 hasRelatedWork W2062718228 @default.
- W2106572036 hasRelatedWork W2063609613 @default.
- W2106572036 hasRelatedWork W2069570088 @default.
- W2106572036 hasRelatedWork W2132686275 @default.
- W2106572036 hasRelatedWork W2152102280 @default.
- W2106572036 hasRelatedWork W2168497164 @default.
- W2106572036 hasRelatedWork W2346026110 @default.
- W2106572036 hasRelatedWork W2383464288 @default.
- W2106572036 hasRelatedWork W2587881925 @default.
- W2106572036 hasRelatedWork W2786517021 @default.
- W2106572036 hasRelatedWork W2800440067 @default.
- W2106572036 hasRelatedWork W2883876684 @default.
- W2106572036 hasRelatedWork W2908865807 @default.
- W2106572036 hasRelatedWork W3018685094 @default.
- W2106572036 hasRelatedWork W2615467557 @default.