Matches in SemOpenAlex for { <https://semopenalex.org/work/W2141138026> ?p ?o ?g. }
Showing items 1 to 85 of
85
with 100 items per page.
- W2141138026 endingPage "920" @default.
- W2141138026 startingPage "887" @default.
- W2141138026 abstract "Instruction-cache misses account for up to 40% of execution time in online transaction processing (OLTP) database workloads. In contrast to data cache misses, instruction misses cannot be overlapped with out-of-order execution. Chip design limitations do not allow increases in the size or associativity of instruction caches that would help reduce misses. On the contrary, the effective instruction cache size is expected to further decrease with the adoption of multicore and multithreading chip designs (multiple on-chip processor cores and multiple simultaneous threads per core). Different concurrent database threads, however, execute similar instruction sequences over their lifetime, too long to be captured and exploited in hardware. The challenge, from a software designer's point of view, is to identify and exploit common code paths across threads executing arbitrary operations, thereby eliminating extraneous instruction misses.In this article, we describe Synchronized Threads through Explicit Processor Scheduling (STEPS), a methodology and tool to increase instruction locality in database servers executing transaction processing workloads. STEPS works at two levels to increase reusability of instructions brought in the cache. At a higher level, synchronization barriers form teams of threads that execute the same system component. Within a team, STEPS schedules special fast context-switches at very fine granularity to reuse sets of instructions across team members. To find points in the code where context-switches should occur, we develop autoSTEPS , a code profiling tool that runs directly on the DBMS binary. STEPS can minimize both capacity and conflict instruction cache misses for arbitrarily long code paths.We demonstrate the effectiveness of our approach on Shore , a research prototype database system shown to be governed by similar bottlenecks as commercial systems. Using microbenchmarks on real and simulated processors, we observe that STEPS eliminates up to 96% of instruction-cache misses for each additional team thread and at the same time eliminates up to 64% of mispredicted branches by providing a repetitive execution pattern to the processor. When performing a full-system evaluation on real hardware using TPC-C, the industry-standard transactional benchmark, STEPS eliminates two-thirds of instruction-cache misses and provides up to 1.4 overall speedup." @default.
- W2141138026 created "2016-06-24" @default.
- W2141138026 creator A5031319715 @default.
- W2141138026 creator A5070468115 @default.
- W2141138026 date "2006-09-01" @default.
- W2141138026 modified "2023-10-18" @default.
- W2141138026 title "Improving instruction cache performance in OLTP" @default.
- W2141138026 cites W1972544179 @default.
- W2141138026 cites W1982752205 @default.
- W2141138026 cites W1987981153 @default.
- W2141138026 cites W2008158664 @default.
- W2141138026 cites W2015659026 @default.
- W2141138026 cites W2016622853 @default.
- W2141138026 cites W2038057969 @default.
- W2141138026 cites W2047226031 @default.
- W2141138026 cites W2110631345 @default.
- W2141138026 cites W2113045536 @default.
- W2141138026 cites W2120635877 @default.
- W2141138026 cites W2129269323 @default.
- W2141138026 cites W2130570838 @default.
- W2141138026 cites W2147285994 @default.
- W2141138026 cites W2155350341 @default.
- W2141138026 cites W2165423885 @default.
- W2141138026 cites W2172190421 @default.
- W2141138026 doi "https://doi.org/10.1145/1166074.1166079" @default.
- W2141138026 hasPublicationYear "2006" @default.
- W2141138026 type Work @default.
- W2141138026 sameAs 2141138026 @default.
- W2141138026 citedByCount "30" @default.
- W2141138026 countsByYear W21411380262012 @default.
- W2141138026 countsByYear W21411380262013 @default.
- W2141138026 countsByYear W21411380262014 @default.
- W2141138026 countsByYear W21411380262015 @default.
- W2141138026 countsByYear W21411380262016 @default.
- W2141138026 countsByYear W21411380262017 @default.
- W2141138026 countsByYear W21411380262018 @default.
- W2141138026 countsByYear W21411380262019 @default.
- W2141138026 crossrefType "journal-article" @default.
- W2141138026 hasAuthorship W2141138026A5031319715 @default.
- W2141138026 hasAuthorship W2141138026A5070468115 @default.
- W2141138026 hasBestOaLocation W21411380262 @default.
- W2141138026 hasConcept C111919701 @default.
- W2141138026 hasConcept C115537543 @default.
- W2141138026 hasConcept C138101251 @default.
- W2141138026 hasConcept C173608175 @default.
- W2141138026 hasConcept C191087605 @default.
- W2141138026 hasConcept C201410400 @default.
- W2141138026 hasConcept C41008148 @default.
- W2141138026 hasConcept C72108876 @default.
- W2141138026 hasConcept C75949130 @default.
- W2141138026 hasConcept C77088390 @default.
- W2141138026 hasConcept C78766204 @default.
- W2141138026 hasConceptScore W2141138026C111919701 @default.
- W2141138026 hasConceptScore W2141138026C115537543 @default.
- W2141138026 hasConceptScore W2141138026C138101251 @default.
- W2141138026 hasConceptScore W2141138026C173608175 @default.
- W2141138026 hasConceptScore W2141138026C191087605 @default.
- W2141138026 hasConceptScore W2141138026C201410400 @default.
- W2141138026 hasConceptScore W2141138026C41008148 @default.
- W2141138026 hasConceptScore W2141138026C72108876 @default.
- W2141138026 hasConceptScore W2141138026C75949130 @default.
- W2141138026 hasConceptScore W2141138026C77088390 @default.
- W2141138026 hasConceptScore W2141138026C78766204 @default.
- W2141138026 hasIssue "3" @default.
- W2141138026 hasLocation W21411380261 @default.
- W2141138026 hasLocation W21411380262 @default.
- W2141138026 hasOpenAccess W2141138026 @default.
- W2141138026 hasPrimaryLocation W21411380261 @default.
- W2141138026 hasRelatedWork W146324612 @default.
- W2141138026 hasRelatedWork W1506478314 @default.
- W2141138026 hasRelatedWork W1571368810 @default.
- W2141138026 hasRelatedWork W1579918296 @default.
- W2141138026 hasRelatedWork W1963782977 @default.
- W2141138026 hasRelatedWork W1993191611 @default.
- W2141138026 hasRelatedWork W2003336045 @default.
- W2141138026 hasRelatedWork W2115925816 @default.
- W2141138026 hasRelatedWork W2366027386 @default.
- W2141138026 hasRelatedWork W2488897859 @default.
- W2141138026 hasVolume "31" @default.
- W2141138026 isParatext "false" @default.
- W2141138026 isRetracted "false" @default.
- W2141138026 magId "2141138026" @default.
- W2141138026 workType "article" @default.