Matches in SemOpenAlex for { <https://semopenalex.org/work/W2145148711> ?p ?o ?g. }
Showing items 1 to 90 of
90
with 100 items per page.
- W2145148711 endingPage "457" @default.
- W2145148711 startingPage "446" @default.
- W2145148711 abstract "Memory latency tolerant architectures support thousands of in-flight instructions without scaling cycle-critical processor resources, and thousands of useful instructions can complete in parallel with a miss to memory. These architectures however require large queues to track all loads and stores executed while a miss is pending. Hierarchical designs alleviate cycle time impact of these structures but the CAM and search functions required to enforce memory ordering and provide data forwarding place high demand on area and power. We present new load-store processing algorithms for latency tolerant architectures. We augment primary load and store queues with secondary buffers. The secondary load buffer is a set associative structure, similar to a cache. The secondary store buffer, the Store Redo Log, is a first-in first-out structure recording the program order of all stores completed in parallel with a miss, and has no CAM and search functions. Instead of the secondary store queue, a cache provides temporary forwarding. The SRL enforces memory ordering by ensuring memory updates occur in program order once the miss returns. The new algorithms eliminate the CAM and search functions in the secondary load and store buffers, and remove fundamental sources of complexity, power, and area inefficiency in load/store processing. The new organization, while being area and power efficient, is competitive in performance compared to hierarchical designs." @default.
- W2145148711 created "2016-06-24" @default.
- W2145148711 creator A5007659433 @default.
- W2145148711 creator A5045259434 @default.
- W2145148711 creator A5050488573 @default.
- W2145148711 creator A5069298429 @default.
- W2145148711 creator A5065922595 @default.
- W2145148711 date "2005-05-01" @default.
- W2145148711 modified "2023-09-27" @default.
- W2145148711 title "Scalable Load and Store Processing in Latency Tolerant Processors" @default.
- W2145148711 cites W1540268263 @default.
- W2145148711 cites W2064909421 @default.
- W2145148711 cites W2099706037 @default.
- W2145148711 cites W2102388010 @default.
- W2145148711 cites W2118859527 @default.
- W2145148711 cites W2123845384 @default.
- W2145148711 cites W2125203708 @default.
- W2145148711 cites W2126540423 @default.
- W2145148711 cites W2131867938 @default.
- W2145148711 cites W2135742449 @default.
- W2145148711 cites W2149379863 @default.
- W2145148711 cites W2542426564 @default.
- W2145148711 doi "https://doi.org/10.1145/1080695.1070007" @default.
- W2145148711 hasPublicationYear "2005" @default.
- W2145148711 type Work @default.
- W2145148711 sameAs 2145148711 @default.
- W2145148711 citedByCount "20" @default.
- W2145148711 countsByYear W21451487112012 @default.
- W2145148711 countsByYear W21451487112013 @default.
- W2145148711 countsByYear W21451487112015 @default.
- W2145148711 countsByYear W21451487112018 @default.
- W2145148711 crossrefType "journal-article" @default.
- W2145148711 hasAuthorship W2145148711A5007659433 @default.
- W2145148711 hasAuthorship W2145148711A5045259434 @default.
- W2145148711 hasAuthorship W2145148711A5050488573 @default.
- W2145148711 hasAuthorship W2145148711A5065922595 @default.
- W2145148711 hasAuthorship W2145148711A5069298429 @default.
- W2145148711 hasBestOaLocation W21451487112 @default.
- W2145148711 hasConcept C111919701 @default.
- W2145148711 hasConcept C115537543 @default.
- W2145148711 hasConcept C120314980 @default.
- W2145148711 hasConcept C138959212 @default.
- W2145148711 hasConcept C160403385 @default.
- W2145148711 hasConcept C173608175 @default.
- W2145148711 hasConcept C187691185 @default.
- W2145148711 hasConcept C2524010 @default.
- W2145148711 hasConcept C31258907 @default.
- W2145148711 hasConcept C33923547 @default.
- W2145148711 hasConcept C41008148 @default.
- W2145148711 hasConcept C48044578 @default.
- W2145148711 hasConcept C76155785 @default.
- W2145148711 hasConcept C82687282 @default.
- W2145148711 hasConcept C82876162 @default.
- W2145148711 hasConceptScore W2145148711C111919701 @default.
- W2145148711 hasConceptScore W2145148711C115537543 @default.
- W2145148711 hasConceptScore W2145148711C120314980 @default.
- W2145148711 hasConceptScore W2145148711C138959212 @default.
- W2145148711 hasConceptScore W2145148711C160403385 @default.
- W2145148711 hasConceptScore W2145148711C173608175 @default.
- W2145148711 hasConceptScore W2145148711C187691185 @default.
- W2145148711 hasConceptScore W2145148711C2524010 @default.
- W2145148711 hasConceptScore W2145148711C31258907 @default.
- W2145148711 hasConceptScore W2145148711C33923547 @default.
- W2145148711 hasConceptScore W2145148711C41008148 @default.
- W2145148711 hasConceptScore W2145148711C48044578 @default.
- W2145148711 hasConceptScore W2145148711C76155785 @default.
- W2145148711 hasConceptScore W2145148711C82687282 @default.
- W2145148711 hasConceptScore W2145148711C82876162 @default.
- W2145148711 hasIssue "2" @default.
- W2145148711 hasLocation W21451487111 @default.
- W2145148711 hasLocation W21451487112 @default.
- W2145148711 hasOpenAccess W2145148711 @default.
- W2145148711 hasPrimaryLocation W21451487111 @default.
- W2145148711 hasRelatedWork W1513409726 @default.
- W2145148711 hasRelatedWork W1531780705 @default.
- W2145148711 hasRelatedWork W1547595128 @default.
- W2145148711 hasRelatedWork W1588015694 @default.
- W2145148711 hasRelatedWork W1596201972 @default.
- W2145148711 hasRelatedWork W1986253068 @default.
- W2145148711 hasRelatedWork W2051246013 @default.
- W2145148711 hasRelatedWork W2380023786 @default.
- W2145148711 hasRelatedWork W2385763152 @default.
- W2145148711 hasRelatedWork W3005600352 @default.
- W2145148711 hasVolume "33" @default.
- W2145148711 isParatext "false" @default.
- W2145148711 isRetracted "false" @default.
- W2145148711 magId "2145148711" @default.
- W2145148711 workType "article" @default.