FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2149155748> ?p ?o ?g. }

• W2149155748 endingPage "391" @default.
• W2149155748 startingPage "381" @default.
• W2149155748 abstract "<para xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink> Under the platform of a high-speed double-data-rate three (DDR3) memory module, a modeling method considering all the significant effects from the chip, package, and board levels is developed to identify and investigate the critical nets affecting the signal or power integrity (SI/PI). For SI part, accurate modeling strategies for signal channels are verified by experiments on samples of address lines. The following what-if analyses of eye diagrams help to identify the discontinuities of package trace to be the bottlenecks and have great effects on the eye diagrams. For PI issues, the modeling methodologies for power distribution networks of data buses are demonstrated and validated with the results of measurement. The analysis indicates that the parasitic effects of the low-cost package structure are the most critical, depicting the importance of improved package design in the next-generation DDR memory modules. </para>" @default.
• W2149155748 created "2016-06-24" @default.
• W2149155748 creator A5015395095 @default.
• W2149155748 creator A5031200589 @default.
• W2149155748 creator A5037214778 @default.
• W2149155748 creator A5040148947 @default.
• W2149155748 creator A5040956103 @default.
• W2149155748 creator A5041154289 @default.
• W2149155748 creator A5042196292 @default.
• W2149155748 creator A5042579009 @default.
• W2149155748 creator A5048084698 @default.
• W2149155748 creator A5057836481 @default.
• W2149155748 creator A5063859199 @default.
• W2149155748 creator A5084897216 @default.
• W2149155748 creator A5087552792 @default.
• W2149155748 creator A5091428569 @default.
• W2149155748 date "2010-05-01" @default.
• W2149155748 modified "2023-09-28" @default.
• W2149155748 title "Signal/Power Integrity Modeling of High-Speed Memory Modules Using Chip-Package-Board Coanalysis" @default.
• W2149155748 cites W1593525474 @default.
• W2149155748 cites W1830359979 @default.
• W2149155748 cites W1967762307 @default.
• W2149155748 cites W1974447773 @default.
• W2149155748 cites W2040425398 @default.
• W2149155748 cites W2063455737 @default.
• W2149155748 cites W2068863688 @default.
• W2149155748 cites W2087092955 @default.
• W2149155748 cites W2097434346 @default.
• W2149155748 cites W2099419012 @default.
• W2149155748 cites W2100142740 @default.
• W2149155748 cites W2103244535 @default.
• W2149155748 cites W2105452781 @default.
• W2149155748 cites W2106832813 @default.
• W2149155748 cites W2107374246 @default.
• W2149155748 cites W2109807364 @default.
• W2149155748 cites W2114013702 @default.
• W2149155748 cites W2127025212 @default.
• W2149155748 cites W2130331354 @default.
• W2149155748 cites W2132052154 @default.
• W2149155748 cites W2137329916 @default.
• W2149155748 cites W2152637874 @default.
• W2149155748 cites W2154485005 @default.
• W2149155748 cites W2155944359 @default.
• W2149155748 cites W3040725697 @default.
• W2149155748 doi "https://doi.org/10.1109/temc.2010.2043108" @default.
• W2149155748 hasPublicationYear "2010" @default.
• W2149155748 type Work @default.
• W2149155748 sameAs 2149155748 @default.
• W2149155748 citedByCount "29" @default.
• W2149155748 countsByYear W21491557482012 @default.
• W2149155748 countsByYear W21491557482013 @default.
• W2149155748 countsByYear W21491557482014 @default.
• W2149155748 countsByYear W21491557482015 @default.
• W2149155748 countsByYear W21491557482016 @default.
• W2149155748 countsByYear W21491557482017 @default.
• W2149155748 countsByYear W21491557482018 @default.
• W2149155748 countsByYear W21491557482019 @default.
• W2149155748 countsByYear W21491557482020 @default.
• W2149155748 countsByYear W21491557482021 @default.
• W2149155748 crossrefType "journal-article" @default.
• W2149155748 hasAuthorship W2149155748A5015395095 @default.
• W2149155748 hasAuthorship W2149155748A5031200589 @default.
• W2149155748 hasAuthorship W2149155748A5037214778 @default.
• W2149155748 hasAuthorship W2149155748A5040148947 @default.
• W2149155748 hasAuthorship W2149155748A5040956103 @default.
• W2149155748 hasAuthorship W2149155748A5041154289 @default.
• W2149155748 hasAuthorship W2149155748A5042196292 @default.
• W2149155748 hasAuthorship W2149155748A5042579009 @default.
• W2149155748 hasAuthorship W2149155748A5048084698 @default.
• W2149155748 hasAuthorship W2149155748A5057836481 @default.
• W2149155748 hasAuthorship W2149155748A5063859199 @default.
• W2149155748 hasAuthorship W2149155748A5084897216 @default.
• W2149155748 hasAuthorship W2149155748A5087552792 @default.
• W2149155748 hasAuthorship W2149155748A5091428569 @default.
• W2149155748 hasBestOaLocation W21491557482 @default.
• W2149155748 hasConcept C111919701 @default.
• W2149155748 hasConcept C120793396 @default.
• W2149155748 hasConcept C121332964 @default.
• W2149155748 hasConcept C126233035 @default.
• W2149155748 hasConcept C127413603 @default.
• W2149155748 hasConcept C138885662 @default.
• W2149155748 hasConcept C149635348 @default.
• W2149155748 hasConcept C163258240 @default.
• W2149155748 hasConcept C165005293 @default.
• W2149155748 hasConcept C199360897 @default.
• W2149155748 hasConcept C24326235 @default.
• W2149155748 hasConcept C2777561913 @default.
• W2149155748 hasConcept C2779843651 @default.
• W2149155748 hasConcept C41008148 @default.
• W2149155748 hasConcept C41895202 @default.
• W2149155748 hasConcept C44938667 @default.
• W2149155748 hasConcept C62520636 @default.
• W2149155748 hasConcept C75291252 @default.
• W2149155748 hasConcept C76155785 @default.
• W2149155748 hasConceptScore W2149155748C111919701 @default.
• W2149155748 hasConceptScore W2149155748C120793396 @default.
• W2149155748 hasConceptScore W2149155748C121332964 @default.
• W2149155748 hasConceptScore W2149155748C126233035 @default.

• next