FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2156372158> ?p ?o ?g. }

• W2156372158 abstract "In this thesis we propose a set of independent techniques in the overall concept of LC resonant clocking where each technique reduces power consumption and improve system performance. Low-power design is becoming a crucial design objective due to the growing demand on portable applications and the increasing difficulties in cooling and heat removal. The clock distribution network delivers the clock signal which acts as a reference to all sequential elements in the synchronous system. The clock distribution network consumes a considerable amount of power in synchronous digital systems. Resonant clocking is an emerging promising technique to reduce the power of the clock network. The inductor used in resonant clocking enables the conversion of the electric energy stored on the clock capacitance to magnetic energy in the inductor and vice versa. In this thesis, the concept of the slack in the clock skew has been extended for an LC fully-resonant clock distribution network. This extra slack in comparison to standard clock distribution networks can be used to reduce routing complexity, achieve reduction in wire elongation, total wire length, and power consumption. Simulation results illustrate that by utilizing the proposed approach, an average reduction of 53% in the number of wire elongations and 11% reduction in total wire length can be achieved. A dual-edge clocking scheme introduced in the literature to enable the operation of the flip-flop at the rising- and falling edges of the clock has been modified. The interval by which the charging elements in the flip-flop are being switched-on was reduced causing a reduction in power consumption. Simulating the flip-flop in STMicroelectronics 90-nm technology shows correct functionality of the Sense Amplifier flip-flop with a resonant clock signal of 500 MHz and a throughput of 1 GHz under process, voltage, and temperature (PVT) variations. Modeling the resonant system with the proposed flip-flop illustrates that dual-edge compared to single-edge triggering can achieve up to 58% reduction in power consumption when the clock capacitance is the dominating factor. The application of low-swing clocking to LC resonant clock distribution network has been investigated on-chip. The proposed low-swing resonant clocking scheme operates with one voltage supply and does not require an additional supply voltage. The Differential Conditional Capturing flip-flop introduced in the literature was modified to operate with a low-swing sinusoidal clock. Low-swing resonant clocking achieved around 5.8% reduction in total power with 5.7% area overhead. Modeling the clock network with the proposed flip-flop illustrates that low-swing clocking can achieve up to 58% reduction in the power consumption of the resonant clock. An analytical approach was introduced to estimate the required driver strength in the clock generator. Using the proposed approach early in the design stage reduces area and power overhead by eliminating the need for programmable switches in the driving circuit." @default.
• W2156372158 created "2016-06-24" @default.
• W2156372158 creator A5064453417 @default.
• W2156372158 date "2011-07-11" @default.
• W2156372158 modified "2023-09-25" @default.
• W2156372158 title "Power Reduction Techniques in Clock Distribution Networks with Emphasis on LC Resonant Clocking" @default.
• W2156372158 cites W1504449749 @default.
• W2156372158 cites W1505272351 @default.
• W2156372158 cites W1585683917 @default.
• W2156372158 cites W1596644655 @default.
• W2156372158 cites W1893212117 @default.
• W2156372158 cites W1984845646 @default.
• W2156372158 cites W1997153273 @default.
• W2156372158 cites W2039755656 @default.
• W2156372158 cites W2049078776 @default.
• W2156372158 cites W2051282520 @default.
• W2156372158 cites W2051501256 @default.
• W2156372158 cites W2066332052 @default.
• W2156372158 cites W2075715438 @default.
• W2156372158 cites W2097745015 @default.
• W2156372158 cites W2098750459 @default.
• W2156372158 cites W2099696191 @default.
• W2156372158 cites W2102765057 @default.
• W2156372158 cites W2103884101 @default.
• W2156372158 cites W2104596471 @default.
• W2156372158 cites W2105510842 @default.
• W2156372158 cites W2105727062 @default.
• W2156372158 cites W2106659921 @default.
• W2156372158 cites W2106809351 @default.
• W2156372158 cites W2108211345 @default.
• W2156372158 cites W2109195618 @default.
• W2156372158 cites W2111183063 @default.
• W2156372158 cites W2112595964 @default.
• W2156372158 cites W2113138823 @default.
• W2156372158 cites W2113458531 @default.
• W2156372158 cites W2114289314 @default.
• W2156372158 cites W2115468286 @default.
• W2156372158 cites W2116116883 @default.
• W2156372158 cites W2121169595 @default.
• W2156372158 cites W2122724421 @default.
• W2156372158 cites W2123299075 @default.
• W2156372158 cites W2126823681 @default.
• W2156372158 cites W2127083609 @default.
• W2156372158 cites W2128060653 @default.
• W2156372158 cites W2136768070 @default.
• W2156372158 cites W2137145694 @default.
• W2156372158 cites W2137807823 @default.
• W2156372158 cites W2138274593 @default.
• W2156372158 cites W2138831086 @default.
• W2156372158 cites W2139250338 @default.
• W2156372158 cites W2139814583 @default.
• W2156372158 cites W2145144161 @default.
• W2156372158 cites W2148201816 @default.
• W2156372158 cites W2149417654 @default.
• W2156372158 cites W2150768199 @default.
• W2156372158 cites W2152567990 @default.
• W2156372158 cites W2152939782 @default.
• W2156372158 cites W2153903506 @default.
• W2156372158 cites W2156476900 @default.
• W2156372158 cites W2158881717 @default.
• W2156372158 cites W2163004243 @default.
• W2156372158 cites W2166694777 @default.
• W2156372158 cites W2167715106 @default.
• W2156372158 cites W2169287990 @default.
• W2156372158 cites W2405362758 @default.
• W2156372158 cites W2538045537 @default.
• W2156372158 cites W3103339143 @default.
• W2156372158 cites W5532900 @default.
• W2156372158 cites W2109730008 @default.
• W2156372158 hasPublicationYear "2011" @default.
• W2156372158 type Work @default.
• W2156372158 sameAs 2156372158 @default.
• W2156372158 citedByCount "0" @default.
• W2156372158 crossrefType "dissertation" @default.
• W2156372158 hasAuthorship W2156372158A5064453417 @default.
• W2156372158 hasConcept C111335779 @default.
• W2156372158 hasConcept C113074038 @default.
• W2156372158 hasConcept C119599485 @default.
• W2156372158 hasConcept C125576049 @default.
• W2156372158 hasConcept C127204226 @default.
• W2156372158 hasConcept C127413603 @default.
• W2156372158 hasConcept C134652429 @default.
• W2156372158 hasConcept C137059387 @default.
• W2156372158 hasConcept C22716491 @default.
• W2156372158 hasConcept C24326235 @default.
• W2156372158 hasConcept C2524010 @default.
• W2156372158 hasConcept C2778023540 @default.
• W2156372158 hasConcept C2778182565 @default.
• W2156372158 hasConcept C33923547 @default.
• W2156372158 hasConcept C41008148 @default.
• W2156372158 hasConcept C42196554 @default.
• W2156372158 hasConcept C60501442 @default.
• W2156372158 hasConceptScore W2156372158C111335779 @default.
• W2156372158 hasConceptScore W2156372158C113074038 @default.
• W2156372158 hasConceptScore W2156372158C119599485 @default.
• W2156372158 hasConceptScore W2156372158C125576049 @default.
• W2156372158 hasConceptScore W2156372158C127204226 @default.
• W2156372158 hasConceptScore W2156372158C127413603 @default.
• W2156372158 hasConceptScore W2156372158C134652429 @default.
• W2156372158 hasConceptScore W2156372158C137059387 @default.

• next