FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2163861290> ?p ?o ?g. }

• W2163861290 abstract "Field Programmable Gate Arrays (FPGAs) are synchronous digital devices used to realize digital designs on a programmable fabric. Conventional FPGAs use design dependent clocking, so the resulting clock frequency is dependent on the user design and the mapping process. An alternative approach, a Fixed-Frequency FPGA, has an intrinsic clock rate at which all designs will operate after automatic or manual modification. Fixed-Frequency FPGAs offer significant advantages in computational throughput, throughput per unit area, and ease of integration as a computational coprocessor in a system on a chip. Previous Fixed-Frequency FPGAs either suffered from restrictive interconnects, application restrictions, or issues arising from the need for new toolflows. This thesis proposes a new interconnect topology, a “Corner Turn” network, which maintains the placement properties and upstream toolflows of a conventional FPGA while allowing efficient, pipelined, fixed frequency operation. Global routing for this topology uses efficient, polynomial time heuristics and complete searches. Detailed routing uses channel-independent packing. C-slow retiming, a process of increasing the throughput by interleaving independent streams of execution, is used to automatically modify designs so they operate at the array's intrinsic clock frequency. An additional C-slowing tool improves designs targeting conventional FPGAs to isolate the benefits of this transformation from those arising from fixed frequency operation. This semantic transformation can even be applied to a microprocessor, automatically creating an interleaved multithreaded architecture. Since the Corner Turn topology maintains conventional placement properties, this thesis defines a Fixed-Frequency FPGA architecture which is placement and tool compatible with Xilinx Virtex FPGAs. By defining the architecture, estimating the area and performance cost, and providing routing and retiming tools, this thesis directly compares the costs and benefits of a Fixed-Frequency FPGA with a commercial FPGA." @default.
• W2163861290 created "2016-06-24" @default.
• W2163861290 creator A5026992212 @default.
• W2163861290 creator A5044520704 @default.
• W2163861290 date "2003-01-01" @default.
• W2163861290 modified "2023-09-25" @default.
• W2163861290 title "The sfra: a fixed frequency fpga architecture" @default.
• W2163861290 cites W12081373 @default.
• W2163861290 cites W1511688816 @default.
• W2163861290 cites W1524257957 @default.
• W2163861290 cites W1569469989 @default.
• W2163861290 cites W1581603269 @default.
• W2163861290 cites W1595904496 @default.
• W2163861290 cites W1597235115 @default.
• W2163861290 cites W1633471522 @default.
• W2163861290 cites W170872169 @default.
• W2163861290 cites W1817278314 @default.
• W2163861290 cites W1820726733 @default.
• W2163861290 cites W1830708738 @default.
• W2163861290 cites W1887556625 @default.
• W2163861290 cites W1972887087 @default.
• W2163861290 cites W1980697206 @default.
• W2163861290 cites W1982042789 @default.
• W2163861290 cites W2006398955 @default.
• W2163861290 cites W2013030075 @default.
• W2163861290 cites W2038318386 @default.
• W2163861290 cites W2046662879 @default.
• W2163861290 cites W2072249022 @default.
• W2163861290 cites W2077534064 @default.
• W2163861290 cites W2081040934 @default.
• W2163861290 cites W2087064593 @default.
• W2163861290 cites W2092421293 @default.
• W2163861290 cites W2097145429 @default.
• W2163861290 cites W2104812993 @default.
• W2163861290 cites W2113212295 @default.
• W2163861290 cites W2120230074 @default.
• W2163861290 cites W2123802188 @default.
• W2163861290 cites W2127752881 @default.
• W2163861290 cites W2128602802 @default.
• W2163861290 cites W2133697335 @default.
• W2163861290 cites W2139637699 @default.
• W2163861290 cites W2142737439 @default.
• W2163861290 cites W2144595681 @default.
• W2163861290 cites W2152362440 @default.
• W2163861290 cites W2158583421 @default.
• W2163861290 cites W2161928569 @default.
• W2163861290 cites W2165099691 @default.
• W2163861290 cites W2167988234 @default.
• W2163861290 cites W2168300787 @default.
• W2163861290 cites W2170053425 @default.
• W2163861290 cites W2220804834 @default.
• W2163861290 cites W2269883995 @default.
• W2163861290 cites W2275304190 @default.
• W2163861290 cites W3143533263 @default.
• W2163861290 cites W3234753 @default.
• W2163861290 cites W70437322 @default.
• W2163861290 cites W97339538 @default.
• W2163861290 cites W2015590221 @default.
• W2163861290 hasPublicationYear "2003" @default.
• W2163861290 type Work @default.
• W2163861290 sameAs 2163861290 @default.
• W2163861290 citedByCount "2" @default.
• W2163861290 crossrefType "journal-article" @default.
• W2163861290 hasAuthorship W2163861290A5026992212 @default.
• W2163861290 hasAuthorship W2163861290A5044520704 @default.
• W2163861290 hasConcept C142962650 @default.
• W2163861290 hasConcept C149635348 @default.
• W2163861290 hasConcept C157764524 @default.
• W2163861290 hasConcept C165005293 @default.
• W2163861290 hasConcept C173608175 @default.
• W2163861290 hasConcept C178693496 @default.
• W2163861290 hasConcept C41008148 @default.
• W2163861290 hasConcept C42935608 @default.
• W2163861290 hasConcept C555944384 @default.
• W2163861290 hasConcept C74172769 @default.
• W2163861290 hasConcept C76155785 @default.
• W2163861290 hasConceptScore W2163861290C142962650 @default.
• W2163861290 hasConceptScore W2163861290C149635348 @default.
• W2163861290 hasConceptScore W2163861290C157764524 @default.
• W2163861290 hasConceptScore W2163861290C165005293 @default.
• W2163861290 hasConceptScore W2163861290C173608175 @default.
• W2163861290 hasConceptScore W2163861290C178693496 @default.
• W2163861290 hasConceptScore W2163861290C41008148 @default.
• W2163861290 hasConceptScore W2163861290C42935608 @default.
• W2163861290 hasConceptScore W2163861290C555944384 @default.
• W2163861290 hasConceptScore W2163861290C74172769 @default.
• W2163861290 hasConceptScore W2163861290C76155785 @default.
• W2163861290 hasLocation W21638612901 @default.
• W2163861290 hasOpenAccess W2163861290 @default.
• W2163861290 hasPrimaryLocation W21638612901 @default.
• W2163861290 hasRelatedWork W1801332854 @default.
• W2163861290 hasRelatedWork W1914506599 @default.
• W2163861290 hasRelatedWork W1993999468 @default.
• W2163861290 hasRelatedWork W2042193429 @default.
• W2163861290 hasRelatedWork W2127780907 @default.
• W2163861290 hasRelatedWork W2138438526 @default.
• W2163861290 hasRelatedWork W2140998818 @default.
• W2163861290 hasRelatedWork W2154896597 @default.
• W2163861290 hasRelatedWork W2157333077 @default.
• W2163861290 hasRelatedWork W2168225933 @default.

• next