FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2165087208> ?p ?o ?g. }

• W2165087208 endingPage "221" @default.
• W2165087208 startingPage "208" @default.
• W2165087208 abstract "This paper presents a cost-efficient technique to jointly use circuit- and architecture-level techniques to protect an embedded processor's register file against soft errors. The basic idea behind the proposed technique is robust register caching (RRC), which creates a cache of the most vulnerable registers within the register file in a small and highly robust cache memory built from circuit-level single-event-upset-protected memory cells. To guarantee that the most vulnerable registers are always stored in the robust register cache, the average number of read operations during a register's lifetime is used as a metric to guide the cache replacement policy. A register is vulnerable to soft errors when it holds a value that will be used in subsequent cycles. Consequently, while a register value is stored in the register cache, it is robust against single- and multiple-bit upsets. To minimize the power overhead of the RRC, the clock-gating technique is efficiently exploited by the main register file, resulting in significantly reduced power consumption. The RRC was experimentally evaluated using the LEON processor for two benchmarks, namely, the MiBench embedded benchmark suite and the SPEC CPU2006 general-purpose benchmark. Our experimental results show that if the cache size is selected appropriately, the architectural vulnerability factor (AVF) of the register file is significantly reduced while also offering the benefits of low power, area, and performance overheads." @default.
• W2165087208 created "2016-06-24" @default.
• W2165087208 creator A5000252930 @default.
• W2165087208 creator A5053423022 @default.
• W2165087208 creator A5065918596 @default.
• W2165087208 date "2010-06-01" @default.
• W2165087208 modified "2023-10-16" @default.
• W2165087208 title "Robust Register Caching: An Energy-Efficient Circuit-Level Technique to Combat Soft Errors in Embedded Processors" @default.
• W2165087208 cites W1965475108 @default.
• W2165087208 cites W1980433502 @default.
• W2165087208 cites W2029293703 @default.
• W2165087208 cites W2052839611 @default.
• W2165087208 cites W2095795339 @default.
• W2165087208 cites W2096294684 @default.
• W2165087208 cites W2097708006 @default.
• W2165087208 cites W2100250713 @default.
• W2165087208 cites W2102850678 @default.
• W2165087208 cites W2107635292 @default.
• W2165087208 cites W2120444887 @default.
• W2165087208 cites W2125008682 @default.
• W2165087208 cites W2133971626 @default.
• W2165087208 cites W2135410147 @default.
• W2165087208 cites W2137983381 @default.
• W2165087208 cites W2139416948 @default.
• W2165087208 cites W2145064068 @default.
• W2165087208 cites W2148327955 @default.
• W2165087208 cites W2149586090 @default.
• W2165087208 cites W2154532788 @default.
• W2165087208 cites W2154784930 @default.
• W2165087208 cites W2160451204 @default.
• W2165087208 cites W2165678574 @default.
• W2165087208 cites W2169213530 @default.
• W2165087208 cites W2171382532 @default.
• W2165087208 cites W2979917050 @default.
• W2165087208 cites W4231535434 @default.
• W2165087208 cites W4249144718 @default.
• W2165087208 doi "https://doi.org/10.1109/tdmr.2010.2041234" @default.
• W2165087208 hasPublicationYear "2010" @default.
• W2165087208 type Work @default.
• W2165087208 sameAs 2165087208 @default.
• W2165087208 citedByCount "13" @default.
• W2165087208 countsByYear W21650872082012 @default.
• W2165087208 countsByYear W21650872082015 @default.
• W2165087208 countsByYear W21650872082016 @default.
• W2165087208 countsByYear W21650872082020 @default.
• W2165087208 countsByYear W21650872082023 @default.
• W2165087208 crossrefType "journal-article" @default.
• W2165087208 hasAuthorship W2165087208A5000252930 @default.
• W2165087208 hasAuthorship W2165087208A5053423022 @default.
• W2165087208 hasAuthorship W2165087208A5065918596 @default.
• W2165087208 hasConcept C105795698 @default.
• W2165087208 hasConcept C117280010 @default.
• W2165087208 hasConcept C119599485 @default.
• W2165087208 hasConcept C127413603 @default.
• W2165087208 hasConcept C138885662 @default.
• W2165087208 hasConcept C149635348 @default.
• W2165087208 hasConcept C154474529 @default.
• W2165087208 hasConcept C173608175 @default.
• W2165087208 hasConcept C186370098 @default.
• W2165087208 hasConcept C202491316 @default.
• W2165087208 hasConcept C24326235 @default.
• W2165087208 hasConcept C2742236 @default.
• W2165087208 hasConcept C2779235478 @default.
• W2165087208 hasConcept C33923547 @default.
• W2165087208 hasConcept C41008148 @default.
• W2165087208 hasConcept C41895202 @default.
• W2165087208 hasConceptScore W2165087208C105795698 @default.
• W2165087208 hasConceptScore W2165087208C117280010 @default.
• W2165087208 hasConceptScore W2165087208C119599485 @default.
• W2165087208 hasConceptScore W2165087208C127413603 @default.
• W2165087208 hasConceptScore W2165087208C138885662 @default.
• W2165087208 hasConceptScore W2165087208C149635348 @default.
• W2165087208 hasConceptScore W2165087208C154474529 @default.
• W2165087208 hasConceptScore W2165087208C173608175 @default.
• W2165087208 hasConceptScore W2165087208C186370098 @default.
• W2165087208 hasConceptScore W2165087208C202491316 @default.
• W2165087208 hasConceptScore W2165087208C24326235 @default.
• W2165087208 hasConceptScore W2165087208C2742236 @default.
• W2165087208 hasConceptScore W2165087208C2779235478 @default.
• W2165087208 hasConceptScore W2165087208C33923547 @default.
• W2165087208 hasConceptScore W2165087208C41008148 @default.
• W2165087208 hasConceptScore W2165087208C41895202 @default.
• W2165087208 hasIssue "2" @default.
• W2165087208 hasLocation W21650872081 @default.
• W2165087208 hasOpenAccess W2165087208 @default.
• W2165087208 hasPrimaryLocation W21650872081 @default.
• W2165087208 hasRelatedWork W107804864 @default.
• W2165087208 hasRelatedWork W1543304446 @default.
• W2165087208 hasRelatedWork W2039534605 @default.
• W2165087208 hasRelatedWork W2117014006 @default.
• W2165087208 hasRelatedWork W2159648216 @default.
• W2165087208 hasRelatedWork W2312514050 @default.
• W2165087208 hasRelatedWork W2314389959 @default.
• W2165087208 hasRelatedWork W2483419948 @default.
• W2165087208 hasRelatedWork W4233815414 @default.
• W2165087208 hasRelatedWork W4298173829 @default.
• W2165087208 hasVolume "10" @default.
• W2165087208 isParatext "false" @default.

• next