FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2243301780> ?p ?o ?g. }

• W2243301780 abstract "iv Abstract The growing complexity of System-on-Chip (SoC) designs motivates both academic and industrial researchers to find better solutions for the complexity of the chip-interconnect. For SoC designs that have hundreds of Processing Elements (PEs), a single shared bus can no longer be accepted as an efficient communication scheme. To address this problem, the Networks-on-Chip (NoC) concept is proposed as a new paradigm, which provides an integrated solution for achieving efficient interconnection scheme for complex SoC applications. NoC-based designs are composed of computational resources in the form of PE cores, and switching nodes (routers) that allow PEs to communicate with each other. For different applications, this research work: 1) proposes new analytical models for various NoC design parameters, 2) performs comparative analyses of the commonly used network architectures, and 3) presents novel methodologies for efficiently designing the NoC-topology. The proposed methodologies are developed to help NoC-designers better achieve minimum power consumption and delay, and maximum performability for their applications. Graph-theoretic concepts are adopted to study the topological architecture of NoCs and propose a new topology-based models for network power, performability, and delay. The proposed models take into consideration important design parameters, which significantly affect the power, performability, and delay of a NoC-based system; such as network topology architecture, traffic distribution, noise power, voltage swing, probability of edge failure, router design and number of ports, clock frequency, and target technology. In this dissertation, we show how the proposed models could be used to optimally design the network topology so that it achieves the target design requirement for a given application. After studying each design metric individually, a joint considerAbstract v ation of NoC power, performability, and delay is carried out simultaneously. We use Particle Swarm Optimization (PSO) to find the optimum network topology, that achieves minimum delay, maximum performability, and minimum power consumption, for a given NoC application. Real case studies are presented to validate the proposed theoretical concepts. This validation is carried out through experimental work, targeting various real NoC applications. Experimental results show that using the proposed design methodologies, designers can improve the overall system efficiency in terms of power, delay, and performability, by choosing the design parameters (i.e., network topology architecture, PEs’ mapping, etc.) efficiently at early design phases. This improvement is measured in some cases by an order of magnitude, compared to the worst case scenario of choosing wrong design parameters for the target application.v ation of NoC power, performability, and delay is carried out simultaneously. We use Particle Swarm Optimization (PSO) to find the optimum network topology, that achieves minimum delay, maximum performability, and minimum power consumption, for a given NoC application. Real case studies are presented to validate the proposed theoretical concepts. This validation is carried out through experimental work, targeting various real NoC applications. Experimental results show that using the proposed design methodologies, designers can improve the overall system efficiency in terms of power, delay, and performability, by choosing the design parameters (i.e., network topology architecture, PEs’ mapping, etc.) efficiently at early design phases. This improvement is measured in some cases by an order of magnitude, compared to the worst case scenario of choosing wrong design parameters for the target application. vi Table of" @default.
• W2243301780 created "2016-06-24" @default.
• W2243301780 creator A5022207632 @default.
• W2243301780 date "2011-01-01" @default.
• W2243301780 modified "2023-09-27" @default.
• W2243301780 title "Networks-on-chip: modeling, analysis, and design methodologies." @default.
• W2243301780 cites W1491440293 @default.
• W2243301780 cites W1529140938 @default.
• W2243301780 cites W1538344646 @default.
• W2243301780 cites W1548168045 @default.
• W2243301780 cites W1548419822 @default.
• W2243301780 cites W1559169537 @default.
• W2243301780 cites W1559789667 @default.
• W2243301780 cites W1567268701 @default.
• W2243301780 cites W1579543529 @default.
• W2243301780 cites W1587316131 @default.
• W2243301780 cites W1593266071 @default.
• W2243301780 cites W1593663333 @default.
• W2243301780 cites W1604569548 @default.
• W2243301780 cites W1684702705 @default.
• W2243301780 cites W1941458583 @default.
• W2243301780 cites W1964607263 @default.
• W2243301780 cites W1964978749 @default.
• W2243301780 cites W1967854183 @default.
• W2243301780 cites W1974843053 @default.
• W2243301780 cites W1976000412 @default.
• W2243301780 cites W1977324006 @default.
• W2243301780 cites W1980094609 @default.
• W2243301780 cites W1982721171 @default.
• W2243301780 cites W1983131004 @default.
• W2243301780 cites W1984520032 @default.
• W2243301780 cites W1990049399 @default.
• W2243301780 cites W1991201712 @default.
• W2243301780 cites W1992489955 @default.
• W2243301780 cites W2011403724 @default.
• W2243301780 cites W2016737817 @default.
• W2243301780 cites W2024532587 @default.
• W2243301780 cites W2026717319 @default.
• W2243301780 cites W2030779358 @default.
• W2243301780 cites W2035580656 @default.
• W2243301780 cites W2041074866 @default.
• W2243301780 cites W2043278992 @default.
• W2243301780 cites W2060300193 @default.
• W2243301780 cites W2065533779 @default.
• W2243301780 cites W2068505107 @default.
• W2243301780 cites W2068517879 @default.
• W2243301780 cites W2079942837 @default.
• W2243301780 cites W2080792674 @default.
• W2243301780 cites W2085099861 @default.
• W2243301780 cites W2088661064 @default.
• W2243301780 cites W2089155985 @default.
• W2243301780 cites W2089266617 @default.
• W2243301780 cites W2089703081 @default.
• W2243301780 cites W2095965878 @default.
• W2243301780 cites W2096768134 @default.
• W2243301780 cites W2097565437 @default.
• W2243301780 cites W2098156582 @default.
• W2243301780 cites W2098439462 @default.
• W2243301780 cites W2101395364 @default.
• W2243301780 cites W2101608671 @default.
• W2243301780 cites W2103066735 @default.
• W2243301780 cites W2103080754 @default.
• W2243301780 cites W2105614165 @default.
• W2243301780 cites W2111172002 @default.
• W2243301780 cites W2111219592 @default.
• W2243301780 cites W2111927499 @default.
• W2243301780 cites W2113615756 @default.
• W2243301780 cites W2114341006 @default.
• W2243301780 cites W2117618584 @default.
• W2243301780 cites W2118162262 @default.
• W2243301780 cites W2118961575 @default.
• W2243301780 cites W2119677480 @default.
• W2243301780 cites W2122715817 @default.
• W2243301780 cites W2123184444 @default.
• W2243301780 cites W2126213936 @default.
• W2243301780 cites W2127430446 @default.
• W2243301780 cites W2128966690 @default.
• W2243301780 cites W2129111919 @default.
• W2243301780 cites W2129488279 @default.
• W2243301780 cites W2131619025 @default.
• W2243301780 cites W2132321891 @default.
• W2243301780 cites W2132719761 @default.
• W2243301780 cites W2135241043 @default.
• W2243301780 cites W2135370784 @default.
• W2243301780 cites W2136181851 @default.
• W2243301780 cites W2139156814 @default.
• W2243301780 cites W2140757523 @default.
• W2243301780 cites W2141777938 @default.
• W2243301780 cites W2141840523 @default.
• W2243301780 cites W2142453689 @default.
• W2243301780 cites W2142773463 @default.
• W2243301780 cites W2144057924 @default.
• W2243301780 cites W2144578269 @default.
• W2243301780 cites W2146258657 @default.
• W2243301780 cites W2147291108 @default.
• W2243301780 cites W2147446937 @default.
• W2243301780 cites W2148904786 @default.
• W2243301780 cites W2149169199 @default.
• W2243301780 cites W2149935279 @default.
• W2243301780 cites W2150042021 @default.

• next