FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2300672401> ?p ?o ?g. }

• W2300672401 abstract "Two major trends can be observed in modern system-on-chip design: first the growing trend in system complexity results in a sharp increase of communication traffic on the on-chip communication bus architectures. The second trend in technology scaling indicates that the wires are getting thinner and results in increment of wire delay. These trends, taken together, designing on-chip communication bus architectures is becoming an ever more challenging task for system designers. Thus, the aim of this thesis is to explore several algorithms that synthesize energy efficient on-chip communication buses. The algorithms reduce chip size and power consumption by optimizing the bus widths, the number of buses, and the voltage levels. An assumption for synthesis is that a system has been partitioned and mapped onto the appropriate modules of a multiprocessor system-on-chip (MPSoC) architecture. Based on the partitioned and mapped modules, a communication task graph is extracted to model communication between on-chip communicating modules. The synthesis approach is formulated as scheduling, allocation, and binding problems. Once correctly formulated, these problems are solved with the help of an optimization tool to find the optimal bus width and the number of buses. As the device geometry and the wires are scaled down, a growing number of transistors can be integrated on a single chip, which leads to an increase in power consumption per unit area. This, in turn, results in the degradation of both device reliability and system performance. Thus, it is essential to optimize bus energy consumption during the synthesis of communication buses. As a major contribution, this thesis proposes a simultaneous on-chip communication bus synthesis and voltage scaling technique, that finds a trade-off between communication bus cost (bus width and number of buses) and energy consumption. The slack of each communication task is exploited in order to share communication bus usage and to scale down the bus operating voltages. As the continuous voltage scaling technique delivers an ideal energy consumption characteristics, it cannot be applied for the digital design due to the expensive voltage regulators. To cope with this problem, a heuristic for discrete voltage scaling technique is proposed, which can be solved in polynomial time complexity. In a real-time embedded system, the amount of data to be transferred between on-chip modules is not fixed over time. This is due to the diversity of applications that run on a single chip. Furthermore, as the process technology is scaled down, the effects of process variations are becoming a significant on system performance. In order to incorporate the combined effects of the data size and the process variations on the performance of communication buses, this thesis proposes an extended model for communication synthesis. The proposed model simultaneously performs on-chip communication bus synthesis and voltage scaling under data size and process variations. The problem is relaxed to a nonlinear optimization model, which synthesizes the optimal bus widths and the number of buses considering worst case data traffic and process variations. The experiments conducted on an automatically generated benchmark and real-life applications show that applying voltage scaling during the synthesis of on-chip communication buses effectively reduces dynamic power consumption, leakage power consumption, and mitigates the effects of process variations." @default.
• W2300672401 created "2016-06-24" @default.
• W2300672401 creator A5000000560 @default.
• W2300672401 date "2007-07-26" @default.
• W2300672401 modified "2023-09-27" @default.
• W2300672401 title "Energy Conscious On-Chip Communication Bus Synthesis and Optimization for MPSoC Architectures" @default.
• W2300672401 cites W1486898914 @default.
• W2300672401 cites W1549051422 @default.
• W2300672401 cites W1604141860 @default.
• W2300672401 cites W1942264869 @default.
• W2300672401 cites W1943426535 @default.
• W2300672401 cites W1943750067 @default.
• W2300672401 cites W2078152031 @default.
• W2300672401 cites W2090594820 @default.
• W2300672401 cites W2094042791 @default.
• W2300672401 cites W2113837795 @default.
• W2300672401 cites W2125951787 @default.
• W2300672401 cites W2128761959 @default.
• W2300672401 cites W2158422562 @default.
• W2300672401 cites W2161452437 @default.
• W2300672401 cites W2162119068 @default.
• W2300672401 cites W2533654769 @default.
• W2300672401 cites W2533829329 @default.
• W2300672401 cites W2113375885 @default.
• W2300672401 cites W2526803242 @default.
• W2300672401 hasPublicationYear "2007" @default.
• W2300672401 type Work @default.
• W2300672401 sameAs 2300672401 @default.
• W2300672401 citedByCount "0" @default.
• W2300672401 crossrefType "dissertation" @default.
• W2300672401 hasAuthorship W2300672401A5000000560 @default.
• W2300672401 hasConcept C101765175 @default.
• W2300672401 hasConcept C118021083 @default.
• W2300672401 hasConcept C119599485 @default.
• W2300672401 hasConcept C123745756 @default.
• W2300672401 hasConcept C127413603 @default.
• W2300672401 hasConcept C128519102 @default.
• W2300672401 hasConcept C136321198 @default.
• W2300672401 hasConcept C149635348 @default.
• W2300672401 hasConcept C165005293 @default.
• W2300672401 hasConcept C173608175 @default.
• W2300672401 hasConcept C202015219 @default.
• W2300672401 hasConcept C203315745 @default.
• W2300672401 hasConcept C206729178 @default.
• W2300672401 hasConcept C21547014 @default.
• W2300672401 hasConcept C2777187653 @default.
• W2300672401 hasConcept C2780165032 @default.
• W2300672401 hasConcept C31258907 @default.
• W2300672401 hasConcept C41008148 @default.
• W2300672401 hasConcept C4822641 @default.
• W2300672401 hasConcept C76155785 @default.
• W2300672401 hasConcept C9390403 @default.
• W2300672401 hasConceptScore W2300672401C101765175 @default.
• W2300672401 hasConceptScore W2300672401C118021083 @default.
• W2300672401 hasConceptScore W2300672401C119599485 @default.
• W2300672401 hasConceptScore W2300672401C123745756 @default.
• W2300672401 hasConceptScore W2300672401C127413603 @default.
• W2300672401 hasConceptScore W2300672401C128519102 @default.
• W2300672401 hasConceptScore W2300672401C136321198 @default.
• W2300672401 hasConceptScore W2300672401C149635348 @default.
• W2300672401 hasConceptScore W2300672401C165005293 @default.
• W2300672401 hasConceptScore W2300672401C173608175 @default.
• W2300672401 hasConceptScore W2300672401C202015219 @default.
• W2300672401 hasConceptScore W2300672401C203315745 @default.
• W2300672401 hasConceptScore W2300672401C206729178 @default.
• W2300672401 hasConceptScore W2300672401C21547014 @default.
• W2300672401 hasConceptScore W2300672401C2777187653 @default.
• W2300672401 hasConceptScore W2300672401C2780165032 @default.
• W2300672401 hasConceptScore W2300672401C31258907 @default.
• W2300672401 hasConceptScore W2300672401C41008148 @default.
• W2300672401 hasConceptScore W2300672401C4822641 @default.
• W2300672401 hasConceptScore W2300672401C76155785 @default.
• W2300672401 hasConceptScore W2300672401C9390403 @default.
• W2300672401 hasLocation W23006724011 @default.
• W2300672401 hasOpenAccess W2300672401 @default.
• W2300672401 hasPrimaryLocation W23006724011 @default.
• W2300672401 hasRelatedWork W1570452039 @default.
• W2300672401 hasRelatedWork W1861711510 @default.
• W2300672401 hasRelatedWork W1942264869 @default.
• W2300672401 hasRelatedWork W1988472603 @default.
• W2300672401 hasRelatedWork W2001584921 @default.
• W2300672401 hasRelatedWork W2014690750 @default.
• W2300672401 hasRelatedWork W2074268601 @default.
• W2300672401 hasRelatedWork W2084775483 @default.
• W2300672401 hasRelatedWork W2120646747 @default.
• W2300672401 hasRelatedWork W2138609992 @default.
• W2300672401 hasRelatedWork W2147005738 @default.
• W2300672401 hasRelatedWork W2162678579 @default.
• W2300672401 hasRelatedWork W2162966804 @default.
• W2300672401 hasRelatedWork W2163690561 @default.
• W2300672401 hasRelatedWork W2167157104 @default.
• W2300672401 hasRelatedWork W2167538630 @default.
• W2300672401 hasRelatedWork W2243387922 @default.
• W2300672401 hasRelatedWork W2268177546 @default.
• W2300672401 hasRelatedWork W2560767940 @default.
• W2300672401 hasRelatedWork W2982063605 @default.
• W2300672401 isParatext "false" @default.
• W2300672401 isRetracted "false" @default.
• W2300672401 magId "2300672401" @default.
• W2300672401 workType "dissertation" @default.