Matches in SemOpenAlex for { <https://semopenalex.org/work/W2316159702> ?p ?o ?g. }
Showing items 1 to 70 of
70
with 100 items per page.
- W2316159702 abstract "This thesis presents a highly parallelized and low latency implementation of the Sample Adaptive Offset (SAO) filter, as part of a High Efficiency Video Coding (HEVC) chip under development for use in low power environments. The SAO algorithm is detailed and an algorithm suitable for parallel processing using offset processing blocks is analyzed. Further, the SAO block hardware architecture is discussed, including the pixel producer control module, 16 parallel pixel processors and storage modules used to perform SAO. After synthesis, the resulting SAO block is composed of about 36.5 kgates, with an SRAM sized at 6KBytes. Preliminary results yield a low latency of one clock cycle on average (10 ns for a standard 100Mhz clock) per 16 samples processed. This translates to a best case steady state throughput of 200 MBytes per second, enough to output 1080p (1920x1080) video at 60 frames per second. Furthermore, this thesis also presents the design and implementation of input/output data interfaces for an FPGA based real-life demo of the before-mentioned HEVC Chip under development. Two separate interfaces are described for use in a Xilinx VC707 Evaluation Board, one based on the HDMI protocol and the other based on the SD Card protocol. In particular, the HDMI interface implemented is used to display decoded HEVC video in an HD display at a 1080p (1920x1080) resolution with a 60Hz refresh rate. Meanwhile, the data input system built on top of the SD Card interface provides encoded bitstream data directly to the synthesized HEVC Chip via the CABAC Engine at rates of up to 1.5 MBytes per second. Finally, verification techniques for the FPGA real-life demo are presented, including the use of the on-board DDR3 RAM present in the Xilinx VC707 Evaluation Board. Thesis Supervisor: Anantha P. Chandrakasan Title: Joseph F. and Nancy P. Keithley Professor of Electrical Engineering" @default.
- W2316159702 created "2016-06-24" @default.
- W2316159702 creator A5015174371 @default.
- W2316159702 creator A5071665646 @default.
- W2316159702 date "2015-01-01" @default.
- W2316159702 modified "2023-09-24" @default.
- W2316159702 title "Parallel implementation of sample adaptive offset filtering block for low-power HEVC chip" @default.
- W2316159702 cites W1633471522 @default.
- W2316159702 cites W2017801928 @default.
- W2316159702 cites W2043292349 @default.
- W2316159702 cites W2136592113 @default.
- W2316159702 cites W2146395539 @default.
- W2316159702 cites W2167359416 @default.
- W2316159702 cites W2505609860 @default.
- W2316159702 hasPublicationYear "2015" @default.
- W2316159702 type Work @default.
- W2316159702 sameAs 2316159702 @default.
- W2316159702 citedByCount "0" @default.
- W2316159702 crossrefType "dissertation" @default.
- W2316159702 hasAuthorship W2316159702A5015174371 @default.
- W2316159702 hasAuthorship W2316159702A5071665646 @default.
- W2316159702 hasConcept C111919701 @default.
- W2316159702 hasConcept C11413529 @default.
- W2316159702 hasConcept C124828224 @default.
- W2316159702 hasConcept C149635348 @default.
- W2316159702 hasConcept C175291020 @default.
- W2316159702 hasConcept C41008148 @default.
- W2316159702 hasConcept C42935608 @default.
- W2316159702 hasConcept C57273362 @default.
- W2316159702 hasConcept C68043766 @default.
- W2316159702 hasConcept C79403827 @default.
- W2316159702 hasConcept C9390403 @default.
- W2316159702 hasConceptScore W2316159702C111919701 @default.
- W2316159702 hasConceptScore W2316159702C11413529 @default.
- W2316159702 hasConceptScore W2316159702C124828224 @default.
- W2316159702 hasConceptScore W2316159702C149635348 @default.
- W2316159702 hasConceptScore W2316159702C175291020 @default.
- W2316159702 hasConceptScore W2316159702C41008148 @default.
- W2316159702 hasConceptScore W2316159702C42935608 @default.
- W2316159702 hasConceptScore W2316159702C57273362 @default.
- W2316159702 hasConceptScore W2316159702C68043766 @default.
- W2316159702 hasConceptScore W2316159702C79403827 @default.
- W2316159702 hasConceptScore W2316159702C9390403 @default.
- W2316159702 hasLocation W23161597021 @default.
- W2316159702 hasOpenAccess W2316159702 @default.
- W2316159702 hasPrimaryLocation W23161597021 @default.
- W2316159702 hasRelatedWork W1679834827 @default.
- W2316159702 hasRelatedWork W1973060612 @default.
- W2316159702 hasRelatedWork W1975261155 @default.
- W2316159702 hasRelatedWork W2021693571 @default.
- W2316159702 hasRelatedWork W2044275823 @default.
- W2316159702 hasRelatedWork W2045791660 @default.
- W2316159702 hasRelatedWork W2053376503 @default.
- W2316159702 hasRelatedWork W2062805949 @default.
- W2316159702 hasRelatedWork W2078802088 @default.
- W2316159702 hasRelatedWork W2242839033 @default.
- W2316159702 hasRelatedWork W2559726587 @default.
- W2316159702 hasRelatedWork W2609158349 @default.
- W2316159702 hasRelatedWork W2769110044 @default.
- W2316159702 hasRelatedWork W2774215909 @default.
- W2316159702 hasRelatedWork W2777268178 @default.
- W2316159702 hasRelatedWork W2903077805 @default.
- W2316159702 hasRelatedWork W2913574812 @default.
- W2316159702 hasRelatedWork W2946731637 @default.
- W2316159702 hasRelatedWork W3118502605 @default.
- W2316159702 hasRelatedWork W3202320997 @default.
- W2316159702 isParatext "false" @default.
- W2316159702 isRetracted "false" @default.
- W2316159702 magId "2316159702" @default.
- W2316159702 workType "dissertation" @default.