FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2499875852> ?p ?o ?g. }

• W2499875852 abstract "Although they were originally developed for processing computer graphics, modern GPUs are able to execute general-purpose applications requiring high computational throughput ability. The major improvement in GPU's throughput has been achieved by integrating more cores and operating them at higher frequency with higher on-chip interconnects and off-chip memory bandwidth. However, GPUs also consume a substantial amount of power due to many fast cores, limiting further throughput improvement under a given power constraint. Furthermore, GPUs began to be used for mobile computing devices operating under stringent power and energy constraints. Therefore, it is critical to make GPUs power-efficient. In this dissertation, I propose novel techniques that can maximize the throughput or minimize power consumption of GPUs under a given power or throughput constraint. The techniques are motivated by the fact that GPGPU applications exhibit the maximum throughput or minimum power consumption depending on hardware configuration (i.e., the number of running cores) and operating conditions (i.e., voltage and frequency). The proposed approaches use adaptive runtime algorithms that can determine the optimal hardware configuration and operating conditions to either maximize throughput or minimize power consumption for a given application. As technology is scaled down, increasing within-die (WID) process variations and decreasing physical size of individual cores lead to notable frequency and leakage power variations among cores in a die. Such core-to-core (C2C) frequency and power variations can significantly affect the maximum operating frequency (Fmax) of many-core processors like GPUs. The slowest core in a die often limits the Fmax of a GPU while the remaining faster cores consume more leakage power because the slow and fast cores have very different transistor characteristics. In this dissertation, I improve throughput of GPUs by exploiting WID C2C frequency and power variations. GPGPU applications have very rare synchronizations among their cores, enabling a GPU to operate its cores at their own Fmax with little synchronization overhead. The proposed approach is to allow independent clock frequencies among cores using per-core phase-locked loop (PLL) circuit to maximize the throughput. In addition, I observe that problem-size and/or memory-bound applications do not benefit from many cores. Thus, I improve the throughput of such applications by disabling the slow cores that limit the Fmax of a GPU. Finally, I further improve throughput by incorporating existing spatial multitasking techniques with per-core frequency assignment. This technique uses application characteristics to determine core assignments taking advantage of WID variations." @default.
• W2499875852 created "2016-08-23" @default.
• W2499875852 creator A5037648751 @default.
• W2499875852 creator A5085466597 @default.
• W2499875852 date "2013-01-01" @default.
• W2499875852 modified "2023-09-24" @default.
• W2499875852 title "Optimizing throughput and power consumption of graphics processing units (gpus)" @default.
• W2499875852 hasPublicationYear "2013" @default.
• W2499875852 type Work @default.
• W2499875852 sameAs 2499875852 @default.
• W2499875852 citedByCount "0" @default.
• W2499875852 crossrefType "journal-article" @default.
• W2499875852 hasAuthorship W2499875852A5037648751 @default.
• W2499875852 hasAuthorship W2499875852A5085466597 @default.
• W2499875852 hasConcept C111919701 @default.
• W2499875852 hasConcept C119599485 @default.
• W2499875852 hasConcept C127413603 @default.
• W2499875852 hasConcept C149635348 @default.
• W2499875852 hasConcept C157742956 @default.
• W2499875852 hasConcept C157764524 @default.
• W2499875852 hasConcept C173608175 @default.
• W2499875852 hasConcept C188045654 @default.
• W2499875852 hasConcept C21442007 @default.
• W2499875852 hasConcept C2776257435 @default.
• W2499875852 hasConcept C2780165032 @default.
• W2499875852 hasConcept C31258907 @default.
• W2499875852 hasConcept C41008148 @default.
• W2499875852 hasConcept C50630238 @default.
• W2499875852 hasConcept C555944384 @default.
• W2499875852 hasConcept C78766204 @default.
• W2499875852 hasConceptScore W2499875852C111919701 @default.
• W2499875852 hasConceptScore W2499875852C119599485 @default.
• W2499875852 hasConceptScore W2499875852C127413603 @default.
• W2499875852 hasConceptScore W2499875852C149635348 @default.
• W2499875852 hasConceptScore W2499875852C157742956 @default.
• W2499875852 hasConceptScore W2499875852C157764524 @default.
• W2499875852 hasConceptScore W2499875852C173608175 @default.
• W2499875852 hasConceptScore W2499875852C188045654 @default.
• W2499875852 hasConceptScore W2499875852C21442007 @default.
• W2499875852 hasConceptScore W2499875852C2776257435 @default.
• W2499875852 hasConceptScore W2499875852C2780165032 @default.
• W2499875852 hasConceptScore W2499875852C31258907 @default.
• W2499875852 hasConceptScore W2499875852C41008148 @default.
• W2499875852 hasConceptScore W2499875852C50630238 @default.
• W2499875852 hasConceptScore W2499875852C555944384 @default.
• W2499875852 hasConceptScore W2499875852C78766204 @default.
• W2499875852 hasLocation W24998758521 @default.
• W2499875852 hasOpenAccess W2499875852 @default.
• W2499875852 hasPrimaryLocation W24998758521 @default.
• W2499875852 hasRelatedWork W1598283091 @default.
• W2499875852 hasRelatedWork W1903167607 @default.
• W2499875852 hasRelatedWork W2002388613 @default.
• W2499875852 hasRelatedWork W2023400509 @default.
• W2499875852 hasRelatedWork W2028423215 @default.
• W2499875852 hasRelatedWork W2031858079 @default.
• W2499875852 hasRelatedWork W2043909505 @default.
• W2499875852 hasRelatedWork W2054782014 @default.
• W2499875852 hasRelatedWork W2154169726 @default.
• W2499875852 hasRelatedWork W2369964718 @default.
• W2499875852 hasRelatedWork W2392836736 @default.
• W2499875852 hasRelatedWork W2888802230 @default.
• W2499875852 hasRelatedWork W2949308905 @default.
• W2499875852 hasRelatedWork W3086180044 @default.
• W2499875852 hasRelatedWork W3122216673 @default.
• W2499875852 hasRelatedWork W3173818854 @default.
• W2499875852 hasRelatedWork W36250823 @default.
• W2499875852 hasRelatedWork W83703153 @default.
• W2499875852 hasRelatedWork W2184238037 @default.
• W2499875852 hasRelatedWork W2917760178 @default.
• W2499875852 isParatext "false" @default.
• W2499875852 isRetracted "false" @default.
• W2499875852 magId "2499875852" @default.
• W2499875852 workType "article" @default.