FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2517996894> ?p ?o ?g. }

• W2517996894 abstract "This technical report describes CHERI ISAv5, the fifth version of the Capability Hardware Enhanced RISC Instructions (CHERI) Instruction-Set Architecture (ISA)1 being developed by SRI International and the University of Cambridge. This design captures six years of research, development, experimentation, refinement, formal analysis, and testing, and is a substantial enhancement to the ISA versions described in earlier technical reports. This version introduces the CHERI-128 “compressed” capability format, adds further capability instructions to improve code efficiency, and rationalizes a number of ISA design choices (such as system permissions) as we have come to better understand mappings from C programming-language and MMUbased operating-system models into CHERI. It also contains improvements to descriptions, explanations, and rationale. The CHERI instruction set is a hybrid capability-system architecture that adds new capabilitysystem primitives to a commodity 64-bit RISC ISA enabling software to efficiently implement fine-grained memory protection and a hardware-software object-capability security model. These extensions support incrementally adoptable, high-performance, formally based, programmerfriendly underpinnings for fine-grained software decomposition and compartmentalization, motivated by and capable of enforcing the principle of least privilege. Fine-grained memory protection provides direct mitigation of many widely deployed exploit techniques. The CHERI system architecture purposefully addresses known performance and robustness gaps in commodity ISAs that hinder the adoption of more secure programming models centered around the principle of least privilege. To this end, CHERI blends traditional paged virtual memory with a per-address-space capability model that includes capability registers, capability instructions, and tagged memory that have been added to the 64-bit MIPS ISA. CHERI learns from the C-language fat-pointer literature: its capabilities describe fine-grained regions of memory and can be substituted for data or code pointers in generated code, protecting data and also providing Control-Flow Integrity (CFI). Strong monotonicity properties allow the CHERI capability model to express a variety of protection properties, from valid C-language pointer provenance and bounds checking to implementing the isolation and controlled communication structures required for higher-level models such as software compartmentalization. CHERI’s hybrid system approach, inspired by the Capsicum security model, allows incremental adoption of capability-oriented software design: software implementations that are more robust and resilient can be deployed where they are most needed, while leaving less critical software largely unmodified, but nevertheless suitably constrained to be incapable of having adverse effects. For example, we are focusing conversion efforts on low-level TCB components of the system: separation kernels, hypervisors, operating-system kernels, language runtimes, and userspace TCBs such as web browsers. Likewise, we see early-use scenarios (such as data compression, protocol parsing, image processing, and video processing) that relate to particularly high-risk software libraries, which are concentrations of both complex and historically vulnerability-prone code combined with untrustworthy data sources, while leaving containing applications unchanged. 1We have attempted to avoid confusion among three rather different uses of the word ‘architecture’. The ISA specifies the interface between hardware and software, rather than describing either the (micro-)architecture of a particular hardware prototype, or laying out the total-system hardware-software architecture. We expect further documentation on the latter to emerge in the final year of the project." @default.
• W2517996894 created "2016-09-16" @default.
• W2517996894 creator A5001050773 @default.
• W2517996894 creator A5003350033 @default.
• W2517996894 creator A5009039286 @default.
• W2517996894 creator A5011443512 @default.
• W2517996894 creator A5013006563 @default.
• W2517996894 creator A5015261693 @default.
• W2517996894 creator A5026528066 @default.
• W2517996894 creator A5041416647 @default.
• W2517996894 creator A5041439799 @default.
• W2517996894 creator A5045554783 @default.
• W2517996894 creator A5048690334 @default.
• W2517996894 creator A5069096861 @default.
• W2517996894 creator A5069893243 @default.
• W2517996894 creator A5086006948 @default.
• W2517996894 date "2016-01-01" @default.
• W2517996894 modified "2023-09-27" @default.
• W2517996894 title "Capability Hardware Enhanced RISC Instructions: CHERI Instruction-Set Architecture (Version 5)" @default.
• W2517996894 cites W143225086 @default.
• W2517996894 cites W1482769911 @default.
• W2517996894 cites W148956775 @default.
• W2517996894 cites W1500460345 @default.
• W2517996894 cites W1502515215 @default.
• W2517996894 cites W1504054062 @default.
• W2517996894 cites W1520961854 @default.
• W2517996894 cites W1568755417 @default.
• W2517996894 cites W1573624842 @default.
• W2517996894 cites W1592472943 @default.
• W2517996894 cites W1608091202 @default.
• W2517996894 cites W1644882639 @default.
• W2517996894 cites W1705596515 @default.
• W2517996894 cites W1825457006 @default.
• W2517996894 cites W1904738922 @default.
• W2517996894 cites W191839766 @default.
• W2517996894 cites W1975882289 @default.
• W2517996894 cites W19830081 @default.
• W2517996894 cites W1987898580 @default.
• W2517996894 cites W1997080570 @default.
• W2517996894 cites W2004559305 @default.
• W2517996894 cites W2014942166 @default.
• W2517996894 cites W2018688088 @default.
• W2517996894 cites W2033320580 @default.
• W2517996894 cites W2033724067 @default.
• W2517996894 cites W2034989515 @default.
• W2517996894 cites W2042856445 @default.
• W2517996894 cites W2047924755 @default.
• W2517996894 cites W2056073317 @default.
• W2517996894 cites W2056231095 @default.
• W2517996894 cites W2057670587 @default.
• W2517996894 cites W2060475972 @default.
• W2517996894 cites W2063388447 @default.
• W2517996894 cites W2070249434 @default.
• W2517996894 cites W2072102701 @default.
• W2517996894 cites W2076409494 @default.
• W2517996894 cites W2079029390 @default.
• W2517996894 cites W2083469471 @default.
• W2517996894 cites W2086234010 @default.
• W2517996894 cites W2101699859 @default.
• W2517996894 cites W2102362134 @default.
• W2517996894 cites W2105842205 @default.
• W2517996894 cites W2105986919 @default.
• W2517996894 cites W2106890282 @default.
• W2517996894 cites W2107052471 @default.
• W2517996894 cites W2108625771 @default.
• W2517996894 cites W2109219878 @default.
• W2517996894 cites W2112857267 @default.
• W2517996894 cites W2113350481 @default.
• W2517996894 cites W2117271294 @default.
• W2517996894 cites W2118444975 @default.
• W2517996894 cites W2119855615 @default.
• W2517996894 cites W2121251946 @default.
• W2517996894 cites W2124360577 @default.
• W2517996894 cites W2132185316 @default.
• W2517996894 cites W2134138865 @default.
• W2517996894 cites W2136296832 @default.
• W2517996894 cites W2138381338 @default.
• W2517996894 cites W2140508184 @default.
• W2517996894 cites W2140611647 @default.
• W2517996894 cites W2141365240 @default.
• W2517996894 cites W2141653733 @default.
• W2517996894 cites W2147947843 @default.
• W2517996894 cites W2150210903 @default.
• W2517996894 cites W2150769115 @default.
• W2517996894 cites W2153185479 @default.
• W2517996894 cites W2155851497 @default.
• W2517996894 cites W2157514610 @default.
• W2517996894 cites W2165986112 @default.
• W2517996894 cites W2166304444 @default.
• W2517996894 cites W2167800525 @default.
• W2517996894 cites W2167911131 @default.
• W2517996894 cites W2169768162 @default.
• W2517996894 cites W2171482413 @default.
• W2517996894 cites W2179246790 @default.
• W2517996894 cites W2294026709 @default.
• W2517996894 cites W2295037945 @default.
• W2517996894 cites W2342083136 @default.
• W2517996894 cites W2414762192 @default.
• W2517996894 cites W2475472715 @default.
• W2517996894 cites W2484072889 @default.

• next