Matches in SemOpenAlex for { <https://semopenalex.org/work/W2573006475> ?p ?o ?g. }
Showing items 1 to 75 of
75
with 100 items per page.
- W2573006475 abstract "Large and sparse are the prominent characteristics of small-world graph. In many scientific domains, such as biomedical science and scientific computing, as small-word graph grows in scale, processing small-world graph poses severe challenges to address mapping in Massive Parallel Processing. Data driven computation, unstructured data organization, which are poor in spatial and temporal locality, which are high frequency of memory access, leads to large RAM footprint on address mapping management. This paper proposes a novel approach with special Implementation for massive parallel processors. In our technique, The block level address mapping table is stored in large pages in DDR3 memory. Considering the highly frequency in accessing memory, we maintain a big cache in RAM to store address mapping entries of data array recently searching. The search algorithm in searching the cache is binary search. The goal is to reduce address mapping overhead without excessively compromising system response time. This scheme is designed for our massive parallel coprocessor system. For reducing power consumption, we have an attempt to implement address mapping of each massive parallel coprocessor in Field-Programmable Gate Array(FPGA). The experiment have been conducted on a real System on chip(Soc). The result shows that when the number of processor node is 4096 and its frequency is 233MHz, The RAM cost is 2.4 MB in each processor, when there is missing, the largest response time is 160us, which is less than the mainstream software implementation in address translation. In the case of making full use of available storage resources, The hit ratio in graph problem could be achieve 100%." @default.
- W2573006475 created "2017-01-26" @default.
- W2573006475 creator A5020679643 @default.
- W2573006475 creator A5057739949 @default.
- W2573006475 creator A5060921547 @default.
- W2573006475 date "2016-12-01" @default.
- W2573006475 modified "2023-09-26" @default.
- W2573006475 title "Large Page Address Mapping in Massive Parallel Processor Systems" @default.
- W2573006475 cites W1649501036 @default.
- W2573006475 cites W1952868908 @default.
- W2573006475 cites W2029736618 @default.
- W2573006475 cites W2032527966 @default.
- W2573006475 cites W2046526098 @default.
- W2573006475 cites W2051344638 @default.
- W2573006475 cites W2063569037 @default.
- W2573006475 cites W2068867377 @default.
- W2573006475 cites W2086804599 @default.
- W2573006475 cites W2092183783 @default.
- W2573006475 cites W2121470019 @default.
- W2573006475 cites W2123846711 @default.
- W2573006475 cites W2125812397 @default.
- W2573006475 cites W2134256286 @default.
- W2573006475 cites W2144173734 @default.
- W2573006475 doi "https://doi.org/10.1109/icpads.2016.0118" @default.
- W2573006475 hasPublicationYear "2016" @default.
- W2573006475 type Work @default.
- W2573006475 sameAs 2573006475 @default.
- W2573006475 citedByCount "0" @default.
- W2573006475 crossrefType "proceedings-article" @default.
- W2573006475 hasAuthorship W2573006475A5020679643 @default.
- W2573006475 hasAuthorship W2573006475A5057739949 @default.
- W2573006475 hasAuthorship W2573006475A5060921547 @default.
- W2573006475 hasConcept C111919701 @default.
- W2573006475 hasConcept C115537543 @default.
- W2573006475 hasConcept C136085584 @default.
- W2573006475 hasConcept C173608175 @default.
- W2573006475 hasConcept C27602214 @default.
- W2573006475 hasConcept C41008148 @default.
- W2573006475 hasConcept C41036726 @default.
- W2573006475 hasConcept C86111242 @default.
- W2573006475 hasConceptScore W2573006475C111919701 @default.
- W2573006475 hasConceptScore W2573006475C115537543 @default.
- W2573006475 hasConceptScore W2573006475C136085584 @default.
- W2573006475 hasConceptScore W2573006475C173608175 @default.
- W2573006475 hasConceptScore W2573006475C27602214 @default.
- W2573006475 hasConceptScore W2573006475C41008148 @default.
- W2573006475 hasConceptScore W2573006475C41036726 @default.
- W2573006475 hasConceptScore W2573006475C86111242 @default.
- W2573006475 hasLocation W25730064751 @default.
- W2573006475 hasOpenAccess W2573006475 @default.
- W2573006475 hasPrimaryLocation W25730064751 @default.
- W2573006475 hasRelatedWork W1603129738 @default.
- W2573006475 hasRelatedWork W177783857 @default.
- W2573006475 hasRelatedWork W1898227326 @default.
- W2573006475 hasRelatedWork W1988132189 @default.
- W2573006475 hasRelatedWork W1996187254 @default.
- W2573006475 hasRelatedWork W2033227022 @default.
- W2573006475 hasRelatedWork W2118442104 @default.
- W2573006475 hasRelatedWork W2150215729 @default.
- W2573006475 hasRelatedWork W216496217 @default.
- W2573006475 hasRelatedWork W2424351436 @default.
- W2573006475 hasRelatedWork W2490560965 @default.
- W2573006475 hasRelatedWork W2573685449 @default.
- W2573006475 hasRelatedWork W2931791443 @default.
- W2573006475 hasRelatedWork W2962865652 @default.
- W2573006475 hasRelatedWork W3035128007 @default.
- W2573006475 hasRelatedWork W3036221207 @default.
- W2573006475 hasRelatedWork W3103478730 @default.
- W2573006475 hasRelatedWork W3105815789 @default.
- W2573006475 hasRelatedWork W3135674429 @default.
- W2573006475 hasRelatedWork W85661918 @default.
- W2573006475 isParatext "false" @default.
- W2573006475 isRetracted "false" @default.
- W2573006475 magId "2573006475" @default.
- W2573006475 workType "article" @default.