Matches in SemOpenAlex for { <https://semopenalex.org/work/W263810678> ?p ?o ?g. }
Showing items 1 to 64 of
64
with 100 items per page.
- W263810678 abstract "This thesis investigates the topic of the design, implementation and potential use of specialised hardware used to accelerate the recognition and translation of computer programs expressed in a range of computer languages. This investigation focuses specifically on the twin processes of parsing and lexical analysis.The research described was carried out in two areas namely, the feasibility of designing a specialised instruction set for a RISC like processor able to accelerate the parsing and lexical analysis process, and the physical implementation of a RISC processor in CMOS VLSI technology able to execute the designed instruction set.The feasibility of mapping the process of language recognition onto the instruction set of a RISC processor is investigated. This involves an assessment of the suitability of the LL(1) and LALR(1) algorithms, both of which are used for parsing, and other associated algorithms, used for lexical analysis, as a basis for an appropriate instruction set architecture. The feasibility of an instruction set design which uses fixed size instructions with variable size data fields to ensure scaleable operation is also investigated. The appropriate software mechanisms used to validate the instruction set architecture are outlined.The practical implementation using CMOS technology of a RISC processor able to execute the new instruction set is investigated. In particular the feasibility of using bit-slice technology to implement the processor having fixed size instructions with variable size data-paths and address ranges is investigated. The combination of novel instruction set with variable data-widths and the fabricated devices able to activate semantic actions directly from hardware together form an original contribution to the field of parsing and lexical analysis." @default.
- W263810678 created "2016-06-24" @default.
- W263810678 creator A5077492706 @default.
- W263810678 date "1997-10-01" @default.
- W263810678 modified "2023-09-24" @default.
- W263810678 title "Accelerating the parsing process with an application specific VLSI RISC processor" @default.
- W263810678 cites W1604154703 @default.
- W263810678 cites W1642930242 @default.
- W263810678 cites W2015022597 @default.
- W263810678 cites W2084093497 @default.
- W263810678 cites W2118929952 @default.
- W263810678 hasPublicationYear "1997" @default.
- W263810678 type Work @default.
- W263810678 sameAs 263810678 @default.
- W263810678 citedByCount "0" @default.
- W263810678 crossrefType "dissertation" @default.
- W263810678 hasAuthorship W263810678A5077492706 @default.
- W263810678 hasConcept C118524514 @default.
- W263810678 hasConcept C126298526 @default.
- W263810678 hasConcept C177264268 @default.
- W263810678 hasConcept C186644900 @default.
- W263810678 hasConcept C199360897 @default.
- W263810678 hasConcept C201736964 @default.
- W263810678 hasConcept C202491316 @default.
- W263810678 hasConcept C41008148 @default.
- W263810678 hasConcept C526435321 @default.
- W263810678 hasConcept C98045186 @default.
- W263810678 hasConceptScore W263810678C118524514 @default.
- W263810678 hasConceptScore W263810678C126298526 @default.
- W263810678 hasConceptScore W263810678C177264268 @default.
- W263810678 hasConceptScore W263810678C186644900 @default.
- W263810678 hasConceptScore W263810678C199360897 @default.
- W263810678 hasConceptScore W263810678C201736964 @default.
- W263810678 hasConceptScore W263810678C202491316 @default.
- W263810678 hasConceptScore W263810678C41008148 @default.
- W263810678 hasConceptScore W263810678C526435321 @default.
- W263810678 hasConceptScore W263810678C98045186 @default.
- W263810678 hasLocation W2638106781 @default.
- W263810678 hasOpenAccess W263810678 @default.
- W263810678 hasPrimaryLocation W2638106781 @default.
- W263810678 hasRelatedWork W1565084882 @default.
- W263810678 hasRelatedWork W1570677834 @default.
- W263810678 hasRelatedWork W1573405905 @default.
- W263810678 hasRelatedWork W2059924369 @default.
- W263810678 hasRelatedWork W2114802091 @default.
- W263810678 hasRelatedWork W2156191262 @default.
- W263810678 hasRelatedWork W2163408118 @default.
- W263810678 hasRelatedWork W2164574483 @default.
- W263810678 hasRelatedWork W2350070473 @default.
- W263810678 hasRelatedWork W2545912967 @default.
- W263810678 hasRelatedWork W2767708858 @default.
- W263810678 hasRelatedWork W45121064 @default.
- W263810678 hasRelatedWork W2254744033 @default.
- W263810678 hasRelatedWork W2304384719 @default.
- W263810678 hasRelatedWork W2625703278 @default.
- W263810678 hasRelatedWork W2783677691 @default.
- W263810678 hasRelatedWork W2851901939 @default.
- W263810678 hasRelatedWork W2944724759 @default.
- W263810678 hasRelatedWork W3099164882 @default.
- W263810678 hasRelatedWork W3154844422 @default.
- W263810678 isParatext "false" @default.
- W263810678 isRetracted "false" @default.
- W263810678 magId "263810678" @default.
- W263810678 workType "dissertation" @default.