Matches in SemOpenAlex for { <https://semopenalex.org/work/W2746016974> ?p ?o ?g. }
Showing items 1 to 59 of
59
with 100 items per page.
- W2746016974 abstract "Soft IPs are architectural modules which are delivered in the form of synthesizable RTL level codes written in some HDL (hardware descriptive language) like Verilog or VHDL or System Verilog. They are technology independent and offer high degree of modification flexibility. RTL is the complete abstraction of our design. Since SOC complexity is growing day by day with new technologies and requirement, it will be very much difficult to debug and fix issues after physical level. So to reduce effort and increase efficiency and accuracy it is necessary to fix most of the bugs in RTL level. Also if we are using soft IP, then our bug free IP can be used by third party. So early detection of bugs helps us not to go back to entire design and do all the process again and again. One of the important issue at RTL level of a design is the Clock Domain Crossing (CDC) problem. This is the issue which affects the performance at each and every stage of the design flow. Failure in fixing these issues at the earlier stage makes the design unreliable and design performance collapses. The main issue in real time clock designs are the metastability issue. Although we cannot check or see these issues using our simulator but we have to make preventions at RTL level. This is done by restructuring the design and adding required synchronizers. One more important area of consideration in VLSI design is power consumption. In modern low power designs low power is a key factor. So design consuming less power is preferred over design consuming more power. This decision should be made as early as possible. RTL quality check helps us on this aspect. Using different tools power estimation can be performed at RTL stage which saves lots of efforts in redesigning. This project aims at checking clock domain crossing faults at RTL stage and doing redesign of circuit to eliminate those faults. Also an effort is made to compare quality of two designs in terms of delay, power consumption and area." @default.
- W2746016974 created "2017-08-31" @default.
- W2746016974 creator A5051001844 @default.
- W2746016974 date "2016-01-01" @default.
- W2746016974 modified "2023-09-27" @default.
- W2746016974 title "RTL Design Quality Checks for Soft IPs" @default.
- W2746016974 hasPublicationYear "2016" @default.
- W2746016974 type Work @default.
- W2746016974 sameAs 2746016974 @default.
- W2746016974 citedByCount "0" @default.
- W2746016974 crossrefType "dissertation" @default.
- W2746016974 hasAuthorship W2746016974A5051001844 @default.
- W2746016974 hasConcept C118524514 @default.
- W2746016974 hasConcept C149635348 @default.
- W2746016974 hasConcept C168065819 @default.
- W2746016974 hasConcept C199360897 @default.
- W2746016974 hasConcept C2779030575 @default.
- W2746016974 hasConcept C36941000 @default.
- W2746016974 hasConcept C37135326 @default.
- W2746016974 hasConcept C41008148 @default.
- W2746016974 hasConcept C42935608 @default.
- W2746016974 hasConcept C526435321 @default.
- W2746016974 hasConceptScore W2746016974C118524514 @default.
- W2746016974 hasConceptScore W2746016974C149635348 @default.
- W2746016974 hasConceptScore W2746016974C168065819 @default.
- W2746016974 hasConceptScore W2746016974C199360897 @default.
- W2746016974 hasConceptScore W2746016974C2779030575 @default.
- W2746016974 hasConceptScore W2746016974C36941000 @default.
- W2746016974 hasConceptScore W2746016974C37135326 @default.
- W2746016974 hasConceptScore W2746016974C41008148 @default.
- W2746016974 hasConceptScore W2746016974C42935608 @default.
- W2746016974 hasConceptScore W2746016974C526435321 @default.
- W2746016974 hasLocation W27460169741 @default.
- W2746016974 hasOpenAccess W2746016974 @default.
- W2746016974 hasPrimaryLocation W27460169741 @default.
- W2746016974 hasRelatedWork W1217911161 @default.
- W2746016974 hasRelatedWork W141686402 @default.
- W2746016974 hasRelatedWork W1486353926 @default.
- W2746016974 hasRelatedWork W1990375983 @default.
- W2746016974 hasRelatedWork W1996071948 @default.
- W2746016974 hasRelatedWork W2053249146 @default.
- W2746016974 hasRelatedWork W2180975501 @default.
- W2746016974 hasRelatedWork W2217174954 @default.
- W2746016974 hasRelatedWork W2233473899 @default.
- W2746016974 hasRelatedWork W2282603728 @default.
- W2746016974 hasRelatedWork W2477810159 @default.
- W2746016974 hasRelatedWork W2523245717 @default.
- W2746016974 hasRelatedWork W2587278647 @default.
- W2746016974 hasRelatedWork W2736324809 @default.
- W2746016974 hasRelatedWork W2765768680 @default.
- W2746016974 hasRelatedWork W2767792424 @default.
- W2746016974 hasRelatedWork W2890369973 @default.
- W2746016974 hasRelatedWork W2945598212 @default.
- W2746016974 hasRelatedWork W2955432270 @default.
- W2746016974 hasRelatedWork W3010290257 @default.
- W2746016974 isParatext "false" @default.
- W2746016974 isRetracted "false" @default.
- W2746016974 magId "2746016974" @default.
- W2746016974 workType "dissertation" @default.