FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2757759862> ?p ?o ?g. }

• W2757759862 abstract "While technology scaling enables increased density for memory cells, the intrinsic high leakage power of conventional CMOS technology and the demand for reduced energy consumption inspires the use of emerging technology alternatives such as eDRAM and Non-Volatile Memory (NVM) including STT-MRAM, PCM, and RRAM. The utilization of emerging technology in Last Level Cache (LLC) designs which occupies a signifcant fraction of total die area in Chip Multi Processors (CMPs) introduces new dimensions of vulnerability, energy consumption, and performance delivery. To be specific, a part of this research focuses on eDRAM Bit Upset Vulnerability Factor (BUVF) to assess vulnerable portion of the eDRAM refresh cycle where the critical charge varies depending on the write voltage, storage and bit-line capacitance. This dissertation broaden the study on vulnerability assessment of LLC through investigating the impact of Process Variations (PV) on narrow resistive sensing margins in high-density NVM arrays, including on-chip cache and primary memory. Large-latency and power-hungry Sense Amplifers (SAs) have been adapted to combat PV in the past. Herein, a novel approach is proposed to leverage the PV in NVM arrays using Self-Organized Sub-bank (SOS) design. SOS engages the preferred SA alternative based on the intrinsic as-built behavior of the resistive sensing timing margin to reduce the latency and power consumption while maintaining acceptable access time.On the other hand, this dissertation investigates a novel technique to prioritize the service to 1) Extensive Read Reused Accessed blocks of the LLC that are silently dropped from higher levels of cache, and 2) the portion of the working set that may exhibit distant re-reference interval in L2. In particular, we develop a lightweight Multi-level Access History Profiler to effciently identify ERRA blocks through aggregating the LLC block addresses tagged with identical Most Signifcant Bits into a single entry. Experimental results indicate that the proposed technique can reduce the L2 read miss ratio by 51.7% on average across PARSEC and SPEC2006 workloads.In addition, this dissertation will broaden and apply advancements in theories of subspace recovery to pioneer computationally-aware in-situ operand reconstruction via the novel Logic In Interconnect (LI2) scheme. LI2 will be developed, validated, and re?ned both theoretically and experimentally to realize a radically different approach to post-Moore's Law computing by leveraging low-rank matrices features offering data reconstruction instead of fetching data from main memory to reduce energy/latency cost per data movement. We propose LI2 enhancement to attain high performance delivery in the post-Moore's Law era through equipping the contemporary micro-architecture design with a customized memory controller which orchestrates the memory request for fetching low-rank matrices to customized Fine Grain Reconfigurable Accelerator (FGRA) for reconstruction while the other memory requests are serviced as before. The goal of LI2…" @default.
• W2757759862 created "2017-10-06" @default.
• W2757759862 creator A5051859974 @default.
• W2757759862 date "2017-01-01" @default.
• W2757759862 modified "2023-09-27" @default.
• W2757759862 title "Energy-Aware Data Movement In Non-Volatile Memory Hierarchies" @default.
• W2757759862 cites W1246381107 @default.
• W2757759862 cites W130111774 @default.
• W2757759862 cites W1510808677 @default.
• W2757759862 cites W1693570377 @default.
• W2757759862 cites W1749461670 @default.
• W2757759862 cites W1760551737 @default.
• W2757759862 cites W1891912133 @default.
• W2757759862 cites W1969349120 @default.
• W2757759862 cites W1971869874 @default.
• W2757759862 cites W1971950138 @default.
• W2757759862 cites W1974042113 @default.
• W2757759862 cites W1975331880 @default.
• W2757759862 cites W1981943579 @default.
• W2757759862 cites W1983305800 @default.
• W2757759862 cites W1984574424 @default.
• W2757759862 cites W1985887979 @default.
• W2757759862 cites W1989608846 @default.
• W2757759862 cites W1991342601 @default.
• W2757759862 cites W1992063709 @default.
• W2757759862 cites W2005876975 @default.
• W2757759862 cites W2007067752 @default.
• W2757759862 cites W2008316760 @default.
• W2757759862 cites W2009077327 @default.
• W2757759862 cites W2009792503 @default.
• W2757759862 cites W2010202670 @default.
• W2757759862 cites W2012021334 @default.
• W2757759862 cites W2012415146 @default.
• W2757759862 cites W2013435193 @default.
• W2757759862 cites W2017838802 @default.
• W2757759862 cites W2019393135 @default.
• W2757759862 cites W2023256572 @default.
• W2757759862 cites W2028702248 @default.
• W2757759862 cites W2029577083 @default.
• W2757759862 cites W2029683116 @default.
• W2757759862 cites W2035720033 @default.
• W2757759862 cites W2038509324 @default.
• W2757759862 cites W2043135347 @default.
• W2757759862 cites W2045431893 @default.
• W2757759862 cites W2047379549 @default.
• W2757759862 cites W2048466306 @default.
• W2757759862 cites W2050900502 @default.
• W2757759862 cites W2052872270 @default.
• W2757759862 cites W2055166015 @default.
• W2757759862 cites W2056267751 @default.
• W2757759862 cites W2063434018 @default.
• W2757759862 cites W2067005125 @default.
• W2757759862 cites W2067510835 @default.
• W2757759862 cites W206759535 @default.
• W2757759862 cites W2067931421 @default.
• W2757759862 cites W2075293780 @default.
• W2757759862 cites W2075787794 @default.
• W2757759862 cites W2075960179 @default.
• W2757759862 cites W2078901575 @default.
• W2757759862 cites W2083066702 @default.
• W2757759862 cites W2083260866 @default.
• W2757759862 cites W2084073363 @default.
• W2757759862 cites W2089397153 @default.
• W2757759862 cites W2093352503 @default.
• W2757759862 cites W2094332102 @default.
• W2757759862 cites W2095858451 @default.
• W2757759862 cites W2096470311 @default.
• W2757759862 cites W2098314020 @default.
• W2757759862 cites W2098577477 @default.
• W2757759862 cites W2100799353 @default.
• W2757759862 cites W2103999643 @default.
• W2757759862 cites W2104196799 @default.
• W2757759862 cites W2105102111 @default.
• W2757759862 cites W2108048675 @default.
• W2757759862 cites W2110276925 @default.
• W2757759862 cites W2111664042 @default.
• W2757759862 cites W2112547256 @default.
• W2757759862 cites W2114094169 @default.
• W2757759862 cites W2114440330 @default.
• W2757759862 cites W2114542420 @default.
• W2757759862 cites W2116359224 @default.
• W2757759862 cites W2117154099 @default.
• W2757759862 cites W2117756735 @default.
• W2757759862 cites W2118550318 @default.
• W2757759862 cites W2118718620 @default.
• W2757759862 cites W2119299853 @default.
• W2757759862 cites W2124350608 @default.
• W2757759862 cites W2127419525 @default.
• W2757759862 cites W2127478143 @default.
• W2757759862 cites W2131840272 @default.
• W2757759862 cites W2136268150 @default.
• W2757759862 cites W2137557016 @default.
• W2757759862 cites W2138596439 @default.
• W2757759862 cites W2138708064 @default.
• W2757759862 cites W2140130374 @default.
• W2757759862 cites W2141302915 @default.
• W2757759862 cites W2141721356 @default.
• W2757759862 cites W2143515003 @default.
• W2757759862 cites W2143807959 @default.
• W2757759862 cites W2145962650 @default.

• next