Matches in SemOpenAlex for { <https://semopenalex.org/work/W2765196663> ?p ?o ?g. }
Showing items 1 to 61 of
61
with 100 items per page.
- W2765196663 abstract "Modern embedded development flows often depend on FPGA board usage for pre-ASIC system verification. The purpose of this project is to instead explore the usage of Electronic System Level (ESL) hardware-software co-simulation through the usage of ARM SoC Designer tool to create a virtual prototype of a cellular IoT modem and thereafter compare the benefits of including such a methodology into the early development cycle. The virtual system is completely developed and executed on a host computer, without the requirement of additional hardware. The virtual prototype hardware is based on C++ ARM verified cycle-accurate models generated from RTL hardware descriptions, High-level synthesis (HLS) pre-synthesis SystemC HW accelerator models and behavioural models which implement the ARM Cycle-accurate Simulation Interface (CASI). The micro-controller of the virtual system which is based on an ARM Cortex-M processor, is capable of executing instructions from a memory module.This report documents the virtual prototype implementation and compares both the software performance and cycle-accuracy of various virtual micro-controller configurations to a commercial reference development board. By altering factors such as memory latencies and bus interconnect subsystem arbitration in co-simulations, the software cycle-count performance of the development board was shown possible to reproduce within a 5% error margin, at the cost of approximately 266 times slower execution speed. Furthermore, the validity of two HLS pre-synthesis hardware models is investigated and proven to be functionally accurate within three clock cycles of individual block latency compared to post-synthesis FPGA synthesized implementations.The final virtual prototype system consisted of the micro-controller and two cellular IoT hardware accelerators. The system runs a FreeRTOS 9.0.0 port, executing a multi-threaded program at an average clock cycle simulation frequency of 10.6 kHz." @default.
- W2765196663 created "2017-11-10" @default.
- W2765196663 creator A5016899972 @default.
- W2765196663 creator A5078870034 @default.
- W2765196663 date "2017-01-01" @default.
- W2765196663 modified "2023-09-27" @default.
- W2765196663 title "Virtual Cycle-accurate Hardware and Software Co-simulation Platform for Cellular IoT" @default.
- W2765196663 hasPublicationYear "2017" @default.
- W2765196663 type Work @default.
- W2765196663 sameAs 2765196663 @default.
- W2765196663 citedByCount "0" @default.
- W2765196663 crossrefType "journal-article" @default.
- W2765196663 hasAuthorship W2765196663A5016899972 @default.
- W2765196663 hasAuthorship W2765196663A5078870034 @default.
- W2765196663 hasConcept C111919701 @default.
- W2765196663 hasConcept C149635348 @default.
- W2765196663 hasConcept C26771161 @default.
- W2765196663 hasConcept C2776928060 @default.
- W2765196663 hasConcept C2777904410 @default.
- W2765196663 hasConcept C41008148 @default.
- W2765196663 hasConcept C42935608 @default.
- W2765196663 hasConcept C58013763 @default.
- W2765196663 hasConcept C77390884 @default.
- W2765196663 hasConcept C9390403 @default.
- W2765196663 hasConceptScore W2765196663C111919701 @default.
- W2765196663 hasConceptScore W2765196663C149635348 @default.
- W2765196663 hasConceptScore W2765196663C26771161 @default.
- W2765196663 hasConceptScore W2765196663C2776928060 @default.
- W2765196663 hasConceptScore W2765196663C2777904410 @default.
- W2765196663 hasConceptScore W2765196663C41008148 @default.
- W2765196663 hasConceptScore W2765196663C42935608 @default.
- W2765196663 hasConceptScore W2765196663C58013763 @default.
- W2765196663 hasConceptScore W2765196663C77390884 @default.
- W2765196663 hasConceptScore W2765196663C9390403 @default.
- W2765196663 hasLocation W27651966631 @default.
- W2765196663 hasOpenAccess W2765196663 @default.
- W2765196663 hasPrimaryLocation W27651966631 @default.
- W2765196663 hasRelatedWork W1554340369 @default.
- W2765196663 hasRelatedWork W1973666928 @default.
- W2765196663 hasRelatedWork W2065051393 @default.
- W2765196663 hasRelatedWork W2094874085 @default.
- W2765196663 hasRelatedWork W2096001611 @default.
- W2765196663 hasRelatedWork W2103156784 @default.
- W2765196663 hasRelatedWork W2110586941 @default.
- W2765196663 hasRelatedWork W2136813289 @default.
- W2765196663 hasRelatedWork W2138632913 @default.
- W2765196663 hasRelatedWork W2155018956 @default.
- W2765196663 hasRelatedWork W2155716919 @default.
- W2765196663 hasRelatedWork W2163596137 @default.
- W2765196663 hasRelatedWork W2325887621 @default.
- W2765196663 hasRelatedWork W2337324497 @default.
- W2765196663 hasRelatedWork W2362609294 @default.
- W2765196663 hasRelatedWork W2371343250 @default.
- W2765196663 hasRelatedWork W2615328932 @default.
- W2765196663 hasRelatedWork W2902453427 @default.
- W2765196663 hasRelatedWork W3007875950 @default.
- W2765196663 hasRelatedWork W597925651 @default.
- W2765196663 isParatext "false" @default.
- W2765196663 isRetracted "false" @default.
- W2765196663 magId "2765196663" @default.
- W2765196663 workType "article" @default.