Matches in SemOpenAlex for { <https://semopenalex.org/work/W28387132> ?p ?o ?g. }
- W28387132 abstract "The traditional single-core processors are being replaced by chip multiprocessors (CMPs) where several processor cores are integrated on a single chip. While this is beneficial for multithreaded applications and multiprogrammed workloads, CMPs do not provide performance improvements for single-threaded applications. Thread-level speculation (TLS) has been proposed as a way to improve single-thread performance on such systems. TLS is a technique where programs are aggressively parallelized at run-time -- threads speculate on data and control dependences but have to be squashed and start over in case of a dependence violation. Unfortunately, various sources of overhead create a major performance problem for TLS. This thesis quantifies the impact of overheads on the performance of TLS systems, and suggests remedies in the form of a number of overhead-reduction techniques. These techniques target run-time parallelization that do not require recompilation of sequential binaries. The main source of parallelism investigated in this work is module continuations, i.e. functions or methods are run in parallel with the code following the call instruction. Loops is another source.Run-length prediction, a technique aimed at reducing the amount of short threads, is introduced. An accurate predictor that avoids short threads, or dynamically unrolls loops to increase thread lengths, is shown to improve speedup for most of the benchmarks applications. Another novel technique is misspeculation prediction, which can remove most of the TLS overhead by reducing the number of misspeculations.The interaction between thread-level parallelism and instruction-level parallelism is studied -- in many cases, both sources can be exploited for additional performance gains, but in some cases there is a trade-off. Communication overhead and memory-level parallelism are found to play an important role. For some applications, prefetching from threads that are squashed contributes more to speedup than parallel execution. Finally, faster inter-thread communication is found to give simulataneous multithreaded (SMT) processors an advantage as the basis for TLS machines." @default.
- W28387132 created "2016-06-24" @default.
- W28387132 creator A5039584788 @default.
- W28387132 date "2006-01-01" @default.
- W28387132 modified "2023-10-10" @default.
- W28387132 title "Techniques to Reduce Thread-Level Speculation Overhead" @default.
- W28387132 cites W121029738 @default.
- W28387132 cites W133053153 @default.
- W28387132 cites W1498870995 @default.
- W28387132 cites W1517933564 @default.
- W28387132 cites W1525227808 @default.
- W28387132 cites W1555915743 @default.
- W28387132 cites W1567369361 @default.
- W28387132 cites W1579674405 @default.
- W28387132 cites W1582485370 @default.
- W28387132 cites W1733564367 @default.
- W28387132 cites W1828727480 @default.
- W28387132 cites W1899405913 @default.
- W28387132 cites W1920053666 @default.
- W28387132 cites W1920457490 @default.
- W28387132 cites W1958945689 @default.
- W28387132 cites W1959561997 @default.
- W28387132 cites W1969037332 @default.
- W28387132 cites W1975551420 @default.
- W28387132 cites W1977838359 @default.
- W28387132 cites W1980999196 @default.
- W28387132 cites W1981663600 @default.
- W28387132 cites W1986913310 @default.
- W28387132 cites W2000490573 @default.
- W28387132 cites W2002219828 @default.
- W28387132 cites W2002549773 @default.
- W28387132 cites W2004692581 @default.
- W28387132 cites W2010220656 @default.
- W28387132 cites W2018069366 @default.
- W28387132 cites W2019674193 @default.
- W28387132 cites W2022740893 @default.
- W28387132 cites W2029479717 @default.
- W28387132 cites W2037630885 @default.
- W28387132 cites W2052285774 @default.
- W28387132 cites W2067139818 @default.
- W28387132 cites W2071130955 @default.
- W28387132 cites W2080457852 @default.
- W28387132 cites W2093597477 @default.
- W28387132 cites W2094754158 @default.
- W28387132 cites W2095703459 @default.
- W28387132 cites W2095872092 @default.
- W28387132 cites W2099089002 @default.
- W28387132 cites W2099537990 @default.
- W28387132 cites W2099661831 @default.
- W28387132 cites W2100932767 @default.
- W28387132 cites W2103224933 @default.
- W28387132 cites W2105121389 @default.
- W28387132 cites W2106018697 @default.
- W28387132 cites W2106193445 @default.
- W28387132 cites W2107150212 @default.
- W28387132 cites W2108200978 @default.
- W28387132 cites W2109192102 @default.
- W28387132 cites W2111905231 @default.
- W28387132 cites W2113751407 @default.
- W28387132 cites W2115351238 @default.
- W28387132 cites W2116020886 @default.
- W28387132 cites W2119786518 @default.
- W28387132 cites W2120230074 @default.
- W28387132 cites W2120518487 @default.
- W28387132 cites W2122059338 @default.
- W28387132 cites W2122545654 @default.
- W28387132 cites W2123608497 @default.
- W28387132 cites W2127532866 @default.
- W28387132 cites W2127642645 @default.
- W28387132 cites W2128767431 @default.
- W28387132 cites W2129192659 @default.
- W28387132 cites W2129523505 @default.
- W28387132 cites W2131498141 @default.
- W28387132 cites W2133877928 @default.
- W28387132 cites W2135470015 @default.
- W28387132 cites W2135838575 @default.
- W28387132 cites W2136798749 @default.
- W28387132 cites W2136958529 @default.
- W28387132 cites W2137239834 @default.
- W28387132 cites W2139966753 @default.
- W28387132 cites W2141094479 @default.
- W28387132 cites W2143535196 @default.
- W28387132 cites W2143876993 @default.
- W28387132 cites W2144334298 @default.
- W28387132 cites W2144515105 @default.
- W28387132 cites W2146781005 @default.
- W28387132 cites W2148255965 @default.
- W28387132 cites W2148954445 @default.
- W28387132 cites W2149473197 @default.
- W28387132 cites W2150547581 @default.
- W28387132 cites W2150713340 @default.
- W28387132 cites W2151290553 @default.
- W28387132 cites W2152128713 @default.
- W28387132 cites W2153456949 @default.
- W28387132 cites W2154693467 @default.
- W28387132 cites W2154830615 @default.
- W28387132 cites W2155410188 @default.
- W28387132 cites W2158924248 @default.
- W28387132 cites W2160730704 @default.
- W28387132 cites W2161943885 @default.