FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2883067201> ?p ?o ?g. }

• W2883067201 abstract "The delay is a very important element in modeling hardware behavior, and is realized in many hardware description languages such as ADLIB-SABLE, Verilog, and VHDL. The state of the art on hardware delay identifies four classes. In the first class, mean values are used as a precise delay element in the simulation; we found it in VHDL (VHSIC (very high speed integrated circuit) Hardware Description Language), where a single value is utilized to characterize the transport delay. In the second class, the delay is represented by an interval min max, meaning that the delay value is precisely unknown and every value in the interval can represent a possible value for the actual delay. In the third class, a delay is expressed in the form of a stochastic distribution. Fuzzy models of delay constitute the last class. In reality, it is very difficult, if not impossible, to obtain a precise value of the delay; there are many reasons for that: temperature, voltage, variation in the manufacturing process, and other environment parameters. The Min Max DEVS formalism allows an efficient design of the min max delay by proposing a definition of the lifetime function based on time interval. Moreover, its simulation semantics allows the simulation of Min Max DEVS models with only one replication, allowing us to conclude whether the min max delay is too large or exact simulations cannot be obtained. In this paper, we propose to highlight the Min Max DEVS formalism through examples from digital circuits, after having recalled its basic definitions and its simulation semantics. Then, we compare the simulation results obtained with those provided by the well-known tool in the field of digital circuits, Verilog, using the same examples." @default.
• W2883067201 created "2018-08-03" @default.
• W2883067201 creator A5003270512 @default.
• W2883067201 creator A5032325980 @default.
• W2883067201 creator A5065636755 @default.
• W2883067201 creator A5075277607 @default.
• W2883067201 date "2018-07-27" @default.
• W2883067201 modified "2023-10-16" @default.
• W2883067201 title "Why we should use Min Max DEVS for modeling and simulation of digital circuits" @default.
• W2883067201 cites W2091969895 @default.
• W2883067201 doi "https://doi.org/10.1177/0037549718785442" @default.
• W2883067201 hasPublicationYear "2018" @default.
• W2883067201 type Work @default.
• W2883067201 sameAs 2883067201 @default.
• W2883067201 citedByCount "0" @default.
• W2883067201 crossrefType "journal-article" @default.
• W2883067201 hasAuthorship W2883067201A5003270512 @default.
• W2883067201 hasAuthorship W2883067201A5032325980 @default.
• W2883067201 hasAuthorship W2883067201A5065636755 @default.
• W2883067201 hasAuthorship W2883067201A5075277607 @default.
• W2883067201 hasBestOaLocation W28830672015 @default.
• W2883067201 hasConcept C119599485 @default.
• W2883067201 hasConcept C127413603 @default.
• W2883067201 hasConcept C134146338 @default.
• W2883067201 hasConcept C167343916 @default.
• W2883067201 hasConcept C41008148 @default.
• W2883067201 hasConcept C44154836 @default.
• W2883067201 hasConcept C68757728 @default.
• W2883067201 hasConcept C81843906 @default.
• W2883067201 hasConceptScore W2883067201C119599485 @default.
• W2883067201 hasConceptScore W2883067201C127413603 @default.
• W2883067201 hasConceptScore W2883067201C134146338 @default.
• W2883067201 hasConceptScore W2883067201C167343916 @default.
• W2883067201 hasConceptScore W2883067201C41008148 @default.
• W2883067201 hasConceptScore W2883067201C44154836 @default.
• W2883067201 hasConceptScore W2883067201C68757728 @default.
• W2883067201 hasConceptScore W2883067201C81843906 @default.
• W2883067201 hasLocation W28830672011 @default.
• W2883067201 hasLocation W28830672012 @default.
• W2883067201 hasLocation W28830672013 @default.
• W2883067201 hasLocation W28830672014 @default.
• W2883067201 hasLocation W28830672015 @default.
• W2883067201 hasOpenAccess W2883067201 @default.
• W2883067201 hasPrimaryLocation W28830672011 @default.
• W2883067201 hasRelatedWork W1668833997 @default.
• W2883067201 hasRelatedWork W1822877267 @default.
• W2883067201 hasRelatedWork W1968412103 @default.
• W2883067201 hasRelatedWork W1993799598 @default.
• W2883067201 hasRelatedWork W2007136719 @default.
• W2883067201 hasRelatedWork W2143095556 @default.
• W2883067201 hasRelatedWork W2149438936 @default.
• W2883067201 hasRelatedWork W2185047028 @default.
• W2883067201 hasRelatedWork W2366855972 @default.
• W2883067201 hasRelatedWork W2789734539 @default.
• W2883067201 isParatext "false" @default.
• W2883067201 isRetracted "false" @default.
• W2883067201 magId "2883067201" @default.
• W2883067201 workType "article" @default.