FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2949071583> ?p ?o ?g. }

• W2949071583 abstract "Field Programmable Gate Array (FPGA) based configurable system-on-chip (CSoC) platforms have become a preferred choice for embedded computing systems to meet the increasing demand for shorter Time-to-Market (TTM) and lower Non-Recurring Engineering (NRE) costs, due to both high density and myriad of on-chip hardware and software compute resources. However, the inability of existing tools to effectively exploit these resources to satisfy design constraints, especially from high level specifications such as C/C++, remains a bottleneck for meeting the TTM pressures. In this research, techniques for the automatic generation of a FPGA-based CSoC platform have been proposed to satisfy the area-time design constraints by taking user preferences into account.A rapid technique has been proposed to estimate application performance (runtime) on soft core processors. The proposed methodology relies on the target independent intermediate representation (IR) of the LLVM compiler, without necessitating application execution on the target processor or instruction set simulators, thereby making it applicable to other soft core processors and corresponding FPGA architectures. Further, the approach is scalable to the large number of configuration options available in modern soft core processors. The technique takes into account both data hazards and control hazards within the processor pipeline in order to obtain high estimation accuracy. Experimental results using applications from the CHStone benchmark suite on two commercial soft core processors, Xilinx MicroBlaze and Altera Nios show an error of only 5% averaged across the full design space.Noting that modern FPGA platforms typically also integrate hard core processors, the technique proposed for soft core processors has been extended to support the performance estimation for hard core processors. This necessitated the introduction of models for addressing performance-centric features such as dual-issue, out-of-order and superscalar. The proposed technique takes into account data hazards, control hazards and structural hazards within the processor pipeline in order to obtain high estimation accuracy. The technique has been tested using applications from the CHStone benchmark suite for the ARM Cortex-A9 processor in a Xilinx Zynq SoC FPGA and has been shown to be accurate with an average estimation error of only 5.84%. The estimation accuracy compares well with that of soft core processor performance estimation. Moreover, a unified framework to facilitate the performance estimation on both soft core and hard core processors has been proposed and described.A novel technique for hardware area-time estimation of applications on FPGA has been proposed. The application C code was first converted to the target independent LLVM IR prior to wrapping the basic blocks as functions using a LLVM transformation pass. The LegUp tool’s ‘LLVM IR functions to RTL modules’ conversion was carried out to facilitate RTL synthesis using the Altera Quartus tools. In order to support FPGAs…" @default.
• W2949071583 created "2019-06-27" @default.
• W2949071583 creator A5007703825 @default.
• W2949071583 creator A5064868918 @default.
• W2949071583 date "2019-09-11" @default.
• W2949071583 modified "2023-09-25" @default.
• W2949071583 title "Automating FPGA-based CSoC platform generation" @default.
• W2949071583 doi "https://doi.org/10.32657/10220/48432" @default.
• W2949071583 hasPublicationYear "2019" @default.
• W2949071583 type Work @default.
• W2949071583 sameAs 2949071583 @default.
• W2949071583 citedByCount "0" @default.
• W2949071583 crossrefType "dissertation" @default.
• W2949071583 hasAuthorship W2949071583A5007703825 @default.
• W2949071583 hasAuthorship W2949071583A5064868918 @default.
• W2949071583 hasBestOaLocation W29490715832 @default.
• W2949071583 hasConcept C111919701 @default.
• W2949071583 hasConcept C118021083 @default.
• W2949071583 hasConcept C118524514 @default.
• W2949071583 hasConcept C13280743 @default.
• W2949071583 hasConcept C149635348 @default.
• W2949071583 hasConcept C169590947 @default.
• W2949071583 hasConcept C173608175 @default.
• W2949071583 hasConcept C185798385 @default.
• W2949071583 hasConcept C205649164 @default.
• W2949071583 hasConcept C2776221188 @default.
• W2949071583 hasConcept C2777575374 @default.
• W2949071583 hasConcept C2780513914 @default.
• W2949071583 hasConcept C2781190120 @default.
• W2949071583 hasConcept C41008148 @default.
• W2949071583 hasConcept C42935608 @default.
• W2949071583 hasConcept C48044578 @default.
• W2949071583 hasConcept C78766204 @default.
• W2949071583 hasConceptScore W2949071583C111919701 @default.
• W2949071583 hasConceptScore W2949071583C118021083 @default.
• W2949071583 hasConceptScore W2949071583C118524514 @default.
• W2949071583 hasConceptScore W2949071583C13280743 @default.
• W2949071583 hasConceptScore W2949071583C149635348 @default.
• W2949071583 hasConceptScore W2949071583C169590947 @default.
• W2949071583 hasConceptScore W2949071583C173608175 @default.
• W2949071583 hasConceptScore W2949071583C185798385 @default.
• W2949071583 hasConceptScore W2949071583C205649164 @default.
• W2949071583 hasConceptScore W2949071583C2776221188 @default.
• W2949071583 hasConceptScore W2949071583C2777575374 @default.
• W2949071583 hasConceptScore W2949071583C2780513914 @default.
• W2949071583 hasConceptScore W2949071583C2781190120 @default.
• W2949071583 hasConceptScore W2949071583C41008148 @default.
• W2949071583 hasConceptScore W2949071583C42935608 @default.
• W2949071583 hasConceptScore W2949071583C48044578 @default.
• W2949071583 hasConceptScore W2949071583C78766204 @default.
• W2949071583 hasLocation W29490715831 @default.
• W2949071583 hasLocation W29490715832 @default.
• W2949071583 hasOpenAccess W2949071583 @default.
• W2949071583 hasPrimaryLocation W29490715831 @default.
• W2949071583 hasRelatedWork W107325641 @default.
• W2949071583 hasRelatedWork W1715248270 @default.
• W2949071583 hasRelatedWork W2017234836 @default.
• W2949071583 hasRelatedWork W2039624814 @default.
• W2949071583 hasRelatedWork W2062734222 @default.
• W2949071583 hasRelatedWork W2081636751 @default.
• W2949071583 hasRelatedWork W2159844683 @default.
• W2949071583 hasRelatedWork W2217565580 @default.
• W2949071583 hasRelatedWork W2239067104 @default.
• W2949071583 hasRelatedWork W2517814933 @default.
• W2949071583 hasRelatedWork W2530320616 @default.
• W2949071583 hasRelatedWork W2733542111 @default.
• W2949071583 hasRelatedWork W2787803743 @default.
• W2949071583 hasRelatedWork W2907723681 @default.
• W2949071583 hasRelatedWork W3023680808 @default.
• W2949071583 hasRelatedWork W3025395959 @default.
• W2949071583 hasRelatedWork W3029679077 @default.
• W2949071583 hasRelatedWork W3084353784 @default.
• W2949071583 hasRelatedWork W2136951544 @default.
• W2949071583 hasRelatedWork W2957943727 @default.
• W2949071583 isParatext "false" @default.
• W2949071583 isRetracted "false" @default.
• W2949071583 magId "2949071583" @default.
• W2949071583 workType "dissertation" @default.