Matches in SemOpenAlex for { <https://semopenalex.org/work/W2997504568> ?p ?o ?g. }
Showing items 1 to 82 of
82
with 100 items per page.
- W2997504568 abstract "In modern SOC design SRAM has become an integral part owing to its capability to form a bridge and overcome the speed mismatch problem between the high speed processor and the low speed data storage devices. Because of the read and write operation of SRAM cell having conflicting transistor sizing requirement, it is very difficult to maintain the transistor size to satisfy both the needs. The destructive nature of read operation enforces a serious thought about SRAM cell data stability. Transistor sizing and cell stability already being a critical problem becomes even more critical when we consider the process and temperature variation. Thus the SRAM should be designed with keeping the process and temperature variation in mind. The random fluctuation in device parameters such as transistor width, length, oxide thickness, oxide capacitance and doping concentration leads to variation in the threshold voltage and other transistor characteristics. The change in these transistor characteristics alters the SRAM cell performance. Hence this should also be taken care of to ensure the cell performance to be in the desired range even in presence of random fluctuation during fabrication process. The various performance measure such as SNM, write SNM, speed and power consumption must be tested under worst process corner as well over a wide temperature range to ensure that they lie in the acceptable range during worst operating condition. Also these parameters must be tested using Monte Carlo simulation to ensure a robust operation in presence of random fluctuation during fabrication process." @default.
- W2997504568 created "2020-01-10" @default.
- W2997504568 creator A5019061050 @default.
- W2997504568 creator A5029155856 @default.
- W2997504568 creator A5075484803 @default.
- W2997504568 creator A5081439630 @default.
- W2997504568 date "2019-09-27" @default.
- W2997504568 modified "2023-09-27" @default.
- W2997504568 title "Design and analysis of variability aware FinFET-based SRAM circuit design" @default.
- W2997504568 doi "https://doi.org/10.1049/pbcs073g_ch6" @default.
- W2997504568 hasPublicationYear "2019" @default.
- W2997504568 type Work @default.
- W2997504568 sameAs 2997504568 @default.
- W2997504568 citedByCount "0" @default.
- W2997504568 crossrefType "book-chapter" @default.
- W2997504568 hasAuthorship W2997504568A5019061050 @default.
- W2997504568 hasAuthorship W2997504568A5029155856 @default.
- W2997504568 hasAuthorship W2997504568A5075484803 @default.
- W2997504568 hasAuthorship W2997504568A5081439630 @default.
- W2997504568 hasConcept C105795698 @default.
- W2997504568 hasConcept C119599485 @default.
- W2997504568 hasConcept C121332964 @default.
- W2997504568 hasConcept C127413603 @default.
- W2997504568 hasConcept C142362112 @default.
- W2997504568 hasConcept C153349607 @default.
- W2997504568 hasConcept C165801399 @default.
- W2997504568 hasConcept C172385210 @default.
- W2997504568 hasConcept C17525397 @default.
- W2997504568 hasConcept C19499675 @default.
- W2997504568 hasConcept C24326235 @default.
- W2997504568 hasConcept C2777767291 @default.
- W2997504568 hasConcept C30066665 @default.
- W2997504568 hasConcept C33923547 @default.
- W2997504568 hasConcept C41008148 @default.
- W2997504568 hasConcept C62520636 @default.
- W2997504568 hasConcept C68043766 @default.
- W2997504568 hasConcept C93389723 @default.
- W2997504568 hasConceptScore W2997504568C105795698 @default.
- W2997504568 hasConceptScore W2997504568C119599485 @default.
- W2997504568 hasConceptScore W2997504568C121332964 @default.
- W2997504568 hasConceptScore W2997504568C127413603 @default.
- W2997504568 hasConceptScore W2997504568C142362112 @default.
- W2997504568 hasConceptScore W2997504568C153349607 @default.
- W2997504568 hasConceptScore W2997504568C165801399 @default.
- W2997504568 hasConceptScore W2997504568C172385210 @default.
- W2997504568 hasConceptScore W2997504568C17525397 @default.
- W2997504568 hasConceptScore W2997504568C19499675 @default.
- W2997504568 hasConceptScore W2997504568C24326235 @default.
- W2997504568 hasConceptScore W2997504568C2777767291 @default.
- W2997504568 hasConceptScore W2997504568C30066665 @default.
- W2997504568 hasConceptScore W2997504568C33923547 @default.
- W2997504568 hasConceptScore W2997504568C41008148 @default.
- W2997504568 hasConceptScore W2997504568C62520636 @default.
- W2997504568 hasConceptScore W2997504568C68043766 @default.
- W2997504568 hasConceptScore W2997504568C93389723 @default.
- W2997504568 hasLocation W29975045681 @default.
- W2997504568 hasOpenAccess W2997504568 @default.
- W2997504568 hasPrimaryLocation W29975045681 @default.
- W2997504568 hasRelatedWork W1505220924 @default.
- W2997504568 hasRelatedWork W1964144929 @default.
- W2997504568 hasRelatedWork W2038049573 @default.
- W2997504568 hasRelatedWork W2050605642 @default.
- W2997504568 hasRelatedWork W2063332642 @default.
- W2997504568 hasRelatedWork W2110071064 @default.
- W2997504568 hasRelatedWork W2124748568 @default.
- W2997504568 hasRelatedWork W2153595413 @default.
- W2997504568 hasRelatedWork W2339788467 @default.
- W2997504568 hasRelatedWork W2527985358 @default.
- W2997504568 hasRelatedWork W2586335893 @default.
- W2997504568 hasRelatedWork W2783610420 @default.
- W2997504568 hasRelatedWork W2886479713 @default.
- W2997504568 hasRelatedWork W2911288356 @default.
- W2997504568 hasRelatedWork W2921322515 @default.
- W2997504568 hasRelatedWork W2969625369 @default.
- W2997504568 hasRelatedWork W3119350041 @default.
- W2997504568 hasRelatedWork W2183316889 @default.
- W2997504568 hasRelatedWork W2289495487 @default.
- W2997504568 hasRelatedWork W2795250878 @default.
- W2997504568 isParatext "false" @default.
- W2997504568 isRetracted "false" @default.
- W2997504568 magId "2997504568" @default.
- W2997504568 workType "book-chapter" @default.