FRINK Linked Data Fragments server

Matches in SemOpenAlex for { <https://semopenalex.org/work/W2997642308> ?p ?o ?g. }

• W2997642308 endingPage "177" @default.
• W2997642308 startingPage "167" @default.
• W2997642308 abstract "A 1.1-V 6.4-Gb/s/pin 16-Gbit DDR5 is presented in 10-nm class CMOS technology. Various functions and circuits' techniques are newly adopted to improve performance and power consumption compared with DDR4 SDRAM. First, to realize two times higher speed than DDR4, the injection-locked oscillator (ILO) delay locked loop (DLL) is adopted for the low jitter high-speed performance. The proposed DLL with phase rotator (PR) and ILO allows to minimize the clock tree of DRAM, lowering skew and jitter in the DRAM internal clock path. Second, for the high-speed write operation, DQS gate opening control and write leveling are very important to minimize the turnaround time of DRAM, and thus new sequence and logic for the write-level training are introduced in this article. Third, to maximize the data valid window of read DQs, duty cycle adjustable serialize circuit methods are proposed. Finally, to improve the interface speed, the decision feedback equalization (DFE) and feedforward equalization (FFE) are adopted to Rx and Tx, respectively. By implementing all the items mentioned earlier, the 1.1-V 6.4-Gb/s/pin 16-Gbit DDR5 achieved 6.4-Gb/s/pin performance at 1.05-V V <sub xmlns:mml=http://www.w3.org/1998/Math/MathML xmlns:xlink=http://www.w3.org/1999/xlink>DD</sub> , with its power bandwidth efficiency 30% higher than that of DDR4." @default.
• W2997642308 created "2020-01-10" @default.
• W2997642308 creator A5000564688 @default.
• W2997642308 creator A5002379134 @default.
• W2997642308 creator A5003236290 @default.
• W2997642308 creator A5013203135 @default.
• W2997642308 creator A5021338560 @default.
• W2997642308 creator A5023349445 @default.
• W2997642308 creator A5024943437 @default.
• W2997642308 creator A5025136375 @default.
• W2997642308 creator A5027962310 @default.
• W2997642308 creator A5035154111 @default.
• W2997642308 creator A5039803848 @default.
• W2997642308 creator A5041223535 @default.
• W2997642308 creator A5048707078 @default.
• W2997642308 creator A5049641201 @default.
• W2997642308 creator A5050852903 @default.
• W2997642308 creator A5060460992 @default.
• W2997642308 creator A5060948953 @default.
• W2997642308 creator A5063918605 @default.
• W2997642308 creator A5066413338 @default.
• W2997642308 creator A5070980925 @default.
• W2997642308 creator A5071270665 @default.
• W2997642308 creator A5077029142 @default.
• W2997642308 creator A5077380621 @default.
• W2997642308 creator A5082529584 @default.
• W2997642308 date "2020-01-01" @default.
• W2997642308 modified "2023-10-01" @default.
• W2997642308 title "A 1.1-V 10-nm Class 6.4-Gb/s/Pin 16-Gb DDR5 SDRAM With a Phase Rotator-ILO DLL, High-Speed SerDes, and DFE/FFE Equalization Scheme for Rx/Tx" @default.
• W2997642308 cites W2039610459 @default.
• W2997642308 cites W2061116412 @default.
• W2997642308 cites W2103011017 @default.
• W2997642308 cites W2124749186 @default.
• W2997642308 cites W2145027414 @default.
• W2997642308 cites W2156436603 @default.
• W2997642308 cites W2166104022 @default.
• W2997642308 cites W2179530124 @default.
• W2997642308 cites W2594689197 @default.
• W2997642308 cites W2604859181 @default.
• W2997642308 cites W2802735359 @default.
• W2997642308 cites W2899056968 @default.
• W2997642308 doi "https://doi.org/10.1109/jssc.2019.2948806" @default.
• W2997642308 hasPublicationYear "2020" @default.
• W2997642308 type Work @default.
• W2997642308 sameAs 2997642308 @default.
• W2997642308 citedByCount "14" @default.
• W2997642308 countsByYear W29976423082020 @default.
• W2997642308 countsByYear W29976423082021 @default.
• W2997642308 countsByYear W29976423082022 @default.
• W2997642308 countsByYear W29976423082023 @default.
• W2997642308 crossrefType "journal-article" @default.
• W2997642308 hasAuthorship W2997642308A5000564688 @default.
• W2997642308 hasAuthorship W2997642308A5002379134 @default.
• W2997642308 hasAuthorship W2997642308A5003236290 @default.
• W2997642308 hasAuthorship W2997642308A5013203135 @default.
• W2997642308 hasAuthorship W2997642308A5021338560 @default.
• W2997642308 hasAuthorship W2997642308A5023349445 @default.
• W2997642308 hasAuthorship W2997642308A5024943437 @default.
• W2997642308 hasAuthorship W2997642308A5025136375 @default.
• W2997642308 hasAuthorship W2997642308A5027962310 @default.
• W2997642308 hasAuthorship W2997642308A5035154111 @default.
• W2997642308 hasAuthorship W2997642308A5039803848 @default.
• W2997642308 hasAuthorship W2997642308A5041223535 @default.
• W2997642308 hasAuthorship W2997642308A5048707078 @default.
• W2997642308 hasAuthorship W2997642308A5049641201 @default.
• W2997642308 hasAuthorship W2997642308A5050852903 @default.
• W2997642308 hasAuthorship W2997642308A5060460992 @default.
• W2997642308 hasAuthorship W2997642308A5060948953 @default.
• W2997642308 hasAuthorship W2997642308A5063918605 @default.
• W2997642308 hasAuthorship W2997642308A5066413338 @default.
• W2997642308 hasAuthorship W2997642308A5070980925 @default.
• W2997642308 hasAuthorship W2997642308A5071270665 @default.
• W2997642308 hasAuthorship W2997642308A5077029142 @default.
• W2997642308 hasAuthorship W2997642308A5077380621 @default.
• W2997642308 hasAuthorship W2997642308A5082529584 @default.
• W2997642308 hasConcept C119599485 @default.
• W2997642308 hasConcept C12707504 @default.
• W2997642308 hasConcept C127413603 @default.
• W2997642308 hasConcept C134652429 @default.
• W2997642308 hasConcept C165801399 @default.
• W2997642308 hasConcept C172385210 @default.
• W2997642308 hasConcept C19707634 @default.
• W2997642308 hasConcept C24326235 @default.
• W2997642308 hasConcept C27050352 @default.
• W2997642308 hasConcept C41008148 @default.
• W2997642308 hasConcept C46362747 @default.
• W2997642308 hasConcept C7366592 @default.
• W2997642308 hasConcept C76155785 @default.
• W2997642308 hasConcept C9390403 @default.
• W2997642308 hasConceptScore W2997642308C119599485 @default.
• W2997642308 hasConceptScore W2997642308C12707504 @default.
• W2997642308 hasConceptScore W2997642308C127413603 @default.
• W2997642308 hasConceptScore W2997642308C134652429 @default.
• W2997642308 hasConceptScore W2997642308C165801399 @default.
• W2997642308 hasConceptScore W2997642308C172385210 @default.
• W2997642308 hasConceptScore W2997642308C19707634 @default.
• W2997642308 hasConceptScore W2997642308C24326235 @default.
• W2997642308 hasConceptScore W2997642308C27050352 @default.

• next