Matches in SemOpenAlex for { <https://semopenalex.org/work/W3002103145> ?p ?o ?g. }
- W3002103145 endingPage "39" @default.
- W3002103145 startingPage "25" @default.
- W3002103145 abstract "High interconnect bandwidth is crucial for achieving better performance in many-core GPGPU architectures that execute highly data parallel applications. The parallel warps of threads running on shader cores generate a high volume of read requests to the main memory due to the limited size of data caches at the shader cores. This leads to a scenarios with rapid arrival of an even larger volume of reply data from the DRAM, which creates a bottleneck at memory controllers (MCs) that send reply packets back to the requesting cores over the network-on-chip (NoC). Coping with such high volumes of data requires intelligent memory scheduling and innovative NoC architectures. To mitigate memory bottlenecks in GPGPUs, we first propose a novel approximate memory controller architecture (AMC) that reduces the DRAM latency by opportunistically exploiting row buffer locality and bank level parallelism in memory request scheduling, and leverages approximability of the reply data from DRAM, to reduce the number of reply packets injected into the NoC. To further realize high throughput and low energy communication in GPGPUs, we propose a low power, approximate NoC architecture (Dapper) that increases the utilization of the available network bandwidth by using single cycle overlay circuits for the reply traffic between MCs and shader cores. Experimental results show that Dapper and AMC together increase NoC throughput by up to 21 percent; and reduce NoC latency by up to 45.5 percent and energy consumed by the NoC and MC by up to 38.3 percent, with minimal impact on output accuracy, compared to state-of-the-art approximate NoC/MC architectures." @default.
- W3002103145 created "2020-01-30" @default.
- W3002103145 creator A5014215787 @default.
- W3002103145 creator A5018382547 @default.
- W3002103145 date "2020-05-01" @default.
- W3002103145 modified "2023-09-23" @default.
- W3002103145 title "Approximate NoC and Memory Controller Architectures for GPGPU Accelerators" @default.
- W3002103145 cites W1505822854 @default.
- W3002103145 cites W1971421905 @default.
- W3002103145 cites W1979527452 @default.
- W3002103145 cites W1984222112 @default.
- W3002103145 cites W1985818188 @default.
- W3002103145 cites W2030922317 @default.
- W3002103145 cites W2035378788 @default.
- W3002103145 cites W2066985990 @default.
- W3002103145 cites W2072122809 @default.
- W3002103145 cites W2106404421 @default.
- W3002103145 cites W2121256363 @default.
- W3002103145 cites W2143283746 @default.
- W3002103145 cites W2152993566 @default.
- W3002103145 cites W2166263440 @default.
- W3002103145 cites W2169275978 @default.
- W3002103145 cites W2179513480 @default.
- W3002103145 cites W2187230075 @default.
- W3002103145 cites W2344788583 @default.
- W3002103145 cites W2397649144 @default.
- W3002103145 cites W2531531221 @default.
- W3002103145 cites W2601729082 @default.
- W3002103145 cites W2809416905 @default.
- W3002103145 cites W2894269346 @default.
- W3002103145 cites W2913044749 @default.
- W3002103145 cites W2919372546 @default.
- W3002103145 cites W2945618131 @default.
- W3002103145 cites W2963565222 @default.
- W3002103145 cites W3141620748 @default.
- W3002103145 cites W4234833047 @default.
- W3002103145 cites W4241572510 @default.
- W3002103145 cites W4246884733 @default.
- W3002103145 cites W4248225158 @default.
- W3002103145 cites W4248591063 @default.
- W3002103145 cites W4251219996 @default.
- W3002103145 cites W2132985883 @default.
- W3002103145 doi "https://doi.org/10.1109/tpds.2019.2958344" @default.
- W3002103145 hasPublicationYear "2020" @default.
- W3002103145 type Work @default.
- W3002103145 sameAs 3002103145 @default.
- W3002103145 citedByCount "4" @default.
- W3002103145 countsByYear W30021031452020 @default.
- W3002103145 countsByYear W30021031452021 @default.
- W3002103145 countsByYear W30021031452022 @default.
- W3002103145 crossrefType "journal-article" @default.
- W3002103145 hasAuthorship W3002103145A5014215787 @default.
- W3002103145 hasAuthorship W3002103145A5018382547 @default.
- W3002103145 hasBestOaLocation W30021031451 @default.
- W3002103145 hasConcept C100800780 @default.
- W3002103145 hasConcept C118524514 @default.
- W3002103145 hasConcept C149635348 @default.
- W3002103145 hasConcept C158379750 @default.
- W3002103145 hasConcept C162324750 @default.
- W3002103145 hasConcept C173608175 @default.
- W3002103145 hasConcept C188045654 @default.
- W3002103145 hasConcept C189930140 @default.
- W3002103145 hasConcept C206729178 @default.
- W3002103145 hasConcept C21547014 @default.
- W3002103145 hasConcept C2779602883 @default.
- W3002103145 hasConcept C2780513914 @default.
- W3002103145 hasConcept C31258907 @default.
- W3002103145 hasConcept C41008148 @default.
- W3002103145 hasConcept C7366592 @default.
- W3002103145 hasConcept C93446704 @default.
- W3002103145 hasConcept C9390403 @default.
- W3002103145 hasConcept C98986596 @default.
- W3002103145 hasConceptScore W3002103145C100800780 @default.
- W3002103145 hasConceptScore W3002103145C118524514 @default.
- W3002103145 hasConceptScore W3002103145C149635348 @default.
- W3002103145 hasConceptScore W3002103145C158379750 @default.
- W3002103145 hasConceptScore W3002103145C162324750 @default.
- W3002103145 hasConceptScore W3002103145C173608175 @default.
- W3002103145 hasConceptScore W3002103145C188045654 @default.
- W3002103145 hasConceptScore W3002103145C189930140 @default.
- W3002103145 hasConceptScore W3002103145C206729178 @default.
- W3002103145 hasConceptScore W3002103145C21547014 @default.
- W3002103145 hasConceptScore W3002103145C2779602883 @default.
- W3002103145 hasConceptScore W3002103145C2780513914 @default.
- W3002103145 hasConceptScore W3002103145C31258907 @default.
- W3002103145 hasConceptScore W3002103145C41008148 @default.
- W3002103145 hasConceptScore W3002103145C7366592 @default.
- W3002103145 hasConceptScore W3002103145C93446704 @default.
- W3002103145 hasConceptScore W3002103145C9390403 @default.
- W3002103145 hasConceptScore W3002103145C98986596 @default.
- W3002103145 hasIssue "5" @default.
- W3002103145 hasLocation W30021031451 @default.
- W3002103145 hasOpenAccess W3002103145 @default.
- W3002103145 hasPrimaryLocation W30021031451 @default.
- W3002103145 hasRelatedWork W2023569851 @default.
- W3002103145 hasRelatedWork W2065759842 @default.
- W3002103145 hasRelatedWork W2103877638 @default.
- W3002103145 hasRelatedWork W2131413854 @default.